isa_traits.hh File Reference

#include "arch/riscv/types.hh"
#include "base/types.hh"
#include "cpu/static_inst_fwd.hh"

Go to the source code of this file.

Namespaces
	LittleEndianGuest
	RiscvISA

Macros
#define	ISA_HAS_DELAY_SLOT   0

Variables
const Addr	RiscvISA::PageShift = 12
const Addr	RiscvISA::PageBytes = ULL(1) << PageShift
const ExtMachInst	RiscvISA::NoopMachInst = 0x00000013
const bool	RiscvISA::HasUnalignedMemAcc = true
const bool	RiscvISA::CurThreadInfoImplemented = false
const int	RiscvISA::CurThreadInfoReg = -1

Macro Definition Documentation

#define ISA_HAS_DELAY_SLOT   0

Definition at line 61 of file isa_traits.hh.