gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
CopyEngine Member List

This is the complete list of members for CopyEngine, including all inherited members.

_busAddrPciDeviceprotected
_currPwrStateClockedObjectprotected
_paramsSimObjectprotected
BARAddrsPciDeviceprotected
BARSizePciDeviceprotected
busAddr() const PciDeviceinline
bytesCopiedCopyEngineprivate
cacheBlockSize() const DmaDeviceinline
chanCopyEngineprivate
ckptCountSerializablestatic
ckptMaxCountSerializablestatic
ckptPrevCountSerializablestatic
Clocked(ClockDomain &clk_domain)Clockedinlineprotected
Clocked(Clocked &)=deleteClockedprotected
clockEdge(Cycles cycles=Cycles(0)) const Clockedinline
ClockedObject(const ClockedObjectParams *p)ClockedObject
clockPeriod() const Clockedinline
computeStats()ClockedObject
configPciDeviceprotected
configDelayPciDeviceprotected
copiesProcessedCopyEngineprivate
CopyEngine(const Params *params)CopyEngine
curCycle() const Clockedinline
currentSection()Serializablestatic
cyclesToTicks(Cycles c) const Clockedinline
deschedule(Event &event)EventManagerinline
deschedule(Event *event)EventManagerinline
DmaDevice(const Params *p)DmaDevice
dmaPending() const DmaDeviceinline
dmaPortDmaDeviceprotected
dmaRead(Addr addr, int size, Event *event, uint8_t *data, Tick delay=0)DmaDeviceinline
dmaWrite(Addr addr, int size, Event *event, uint8_t *data, Tick delay=0)DmaDeviceinline
drain() overrideSimObjectinlinevirtual
Drainable()Drainableprotected
drainResume()Drainableinlineprotectedvirtual
drainState() const Drainableinline
EventManager(EventManager &em)EventManagerinline
EventManager(EventManager *em)EventManagerinline
EventManager(EventQueue *eq)EventManagerinline
eventqEventManagerprotected
eventQueue() const EventManagerinline
find(const char *name)SimObjectstatic
frequency() const Clockedinline
getAddrRanges() const overridePciDevicevirtual
getBAR(Addr addr)PciDeviceinlineprotected
getBAR(Addr addr, int &bar, Addr &offs)PciDeviceinlineprotected
getMasterPort(const std::string &if_name, PortID idx=InvalidPortID) overrideCopyEnginevirtual
getProbeManager()SimObject
getSlavePort(const std::string &if_name, PortID idx=InvalidPortID)PioDevicevirtual
hostInterfacePciDeviceprotected
init() overrideDmaDevicevirtual
initState()SimObjectvirtual
interruptLine() const PciDeviceinline
intrClear()PciDeviceinline
intrPost()PciDeviceinline
isBAR(Addr addr, int bar) const PciDeviceinlineprotected
legacyIOPciDeviceprotected
loadState(CheckpointIn &cp)SimObjectvirtual
memInvalidate()SimObjectinlinevirtual
MemObject(const Params *params)MemObject
memWriteback()SimObjectinlinevirtual
msicapPciDeviceprotected
MSICAP_BASEPciDeviceprotected
msix_pbaPciDeviceprotected
MSIX_PBA_ENDPciDeviceprotected
MSIX_PBA_OFFSETPciDeviceprotected
msix_tablePciDeviceprotected
MSIX_TABLE_ENDPciDeviceprotected
MSIX_TABLE_OFFSETPciDeviceprotected
msixcapPciDeviceprotected
MSIXCAP_BASEPciDeviceprotected
MSIXCAP_ID_OFFSETPciDeviceprotected
MSIXCAP_MPBA_OFFSETPciDeviceprotected
MSIXCAP_MTAB_OFFSETPciDeviceprotected
MSIXCAP_MXC_OFFSETPciDeviceprotected
name() const SimObjectinlinevirtual
nextCycle() const Clockedinline
notifyFork()Drainableinlinevirtual
numPwrStateTransitionsClockedObjectprotected
operator=(Clocked &)=deleteClockedprotected
Params typedefCopyEngine
params() const CopyEngineinline
PciDevice(const PciDeviceParams *params)PciDevice
pciToDma(Addr pci_addr) const PciDeviceinline
pioDelayPciDeviceprotected
PioDevice(const Params *p)PioDevice
pioPortPioDeviceprotected
pmcapPciDeviceprotected
PMCAP_BASEPciDeviceprotected
PMCAP_ID_OFFSETPciDeviceprotected
PMCAP_PC_OFFSETPciDeviceprotected
PMCAP_PMCS_OFFSETPciDeviceprotected
prvEvalTickClockedObjectprotected
pwrState() const ClockedObjectinline
pwrState(Enums::PwrState)ClockedObject
pwrStateClkGateDistClockedObjectprotected
pwrStateName() const ClockedObjectinline
pwrStateResidencyTicksClockedObjectprotected
pwrStateWeights() const ClockedObject
pxcapPciDeviceprotected
PXCAP_BASEPciDeviceprotected
read(PacketPtr pkt) overrideCopyEnginevirtual
readConfig(PacketPtr pkt)PciDevicevirtual
regProbeListeners()SimObjectvirtual
regProbePoints()SimObjectvirtual
regsCopyEngineprivate
regStats() overrideCopyEnginevirtual
reschedule(Event &event, Tick when, bool always=false)EventManagerinline
reschedule(Event *event, Tick when, bool always=false)EventManagerinline
resetClock() const Clockedinlineprotected
resetStats()SimObjectvirtual
schedule(Event &event, Tick when)EventManagerinline
schedule(Event *event, Tick when)EventManagerinline
Serializable()Serializable
serialize(CheckpointOut &cp) const overrideCopyEnginevirtual
serializeAll(CheckpointOut &cp)SimObjectstatic
Serializable::serializeAll(const std::string &cpt_dir)Serializablestatic
serializeSection(CheckpointOut &cp, const char *name) const Serializable
serializeSection(CheckpointOut &cp, const std::string &name) const Serializableinline
setCurTick(Tick newVal)EventManagerinline
signalDrainDone() const Drainableinlineprotected
SimObject(const Params *_params)SimObject
startup()SimObjectvirtual
sysPioDeviceprotected
ticksToCycles(Tick t) const Clockedinline
unserialize(CheckpointIn &cp) overrideCopyEnginevirtual
unserializeGlobals(CheckpointIn &cp)Serializablestatic
unserializeSection(CheckpointIn &cp, const char *name)Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)Serializableinline
updateClockPeriod() const Clockedinline
voltage() const Clockedinline
wakeupEventQueue(Tick when=(Tick)-1)EventManagerinline
write(PacketPtr pkt) overrideCopyEnginevirtual
writeConfig(PacketPtr pkt)PciDevicevirtual
~Clocked()Clockedinlineprotectedvirtual
~CopyEngine()CopyEngine
~DmaDevice()DmaDeviceinlinevirtual
~Drainable()Drainableprotectedvirtual
~PioDevice()PioDevicevirtual
~Serializable()Serializablevirtual
~SimObject()SimObjectvirtual

Generated on Fri Jun 9 2017 13:04:06 for gem5 by doxygen 1.8.6