gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
DerivO3CPU Member List

This is the complete list of members for DerivO3CPU, including all inherited members.

_statusFullO3CPU< O3CPUImpl >
activateContext(ThreadID tid) overrideFullO3CPU< O3CPUImpl >
activateStage(const StageIdx idx)FullO3CPU< O3CPUImpl >inline
activateThread(ThreadID tid)FullO3CPU< O3CPUImpl >
activeThreadsFullO3CPU< O3CPUImpl >protected
activityThisCycle()FullO3CPU< O3CPUImpl >inline
addInst(DynInstPtr &inst)FullO3CPU< O3CPUImpl >
BaseO3CPU(BaseCPUParams *params)BaseO3CPU
Blocked enum valueFullO3CPU< O3CPUImpl >
ccRegfileReadsFullO3CPU< O3CPUImpl >
ccRegfileWritesFullO3CPU< O3CPUImpl >
checkerFullO3CPU< O3CPUImpl >
cleanUpRemovedInsts()FullO3CPU< O3CPUImpl >
commitFullO3CPU< O3CPUImpl >protected
commitDrained(ThreadID tid)FullO3CPU< O3CPUImpl >
CommitIdx enum valueFullO3CPU< O3CPUImpl >
commitRenameMapFullO3CPU< O3CPUImpl >protected
committedInstsFullO3CPU< O3CPUImpl >
committedOpsFullO3CPU< O3CPUImpl >
cpiFullO3CPU< O3CPUImpl >
CPUPolicy typedefFullO3CPU< O3CPUImpl >
cpuWaitListFullO3CPU< O3CPUImpl >
dcachePortFullO3CPU< O3CPUImpl >protected
deactivateStage(const StageIdx idx)FullO3CPU< O3CPUImpl >inline
deactivateThread(ThreadID tid)FullO3CPU< O3CPUImpl >
decodeFullO3CPU< O3CPUImpl >protected
DecodeIdx enum valueFullO3CPU< O3CPUImpl >
decodeQueueFullO3CPU< O3CPUImpl >
DecodeStruct typedefFullO3CPU< O3CPUImpl >
demapDataPage(Addr vaddr, uint64_t asn)FullO3CPU< O3CPUImpl >inline
demapInstPage(Addr vaddr, uint64_t asn)FullO3CPU< O3CPUImpl >inline
demapPage(Addr vaddr, uint64_t asn)FullO3CPU< O3CPUImpl >inline
DerivO3CPU(DerivO3CPUParams *p)DerivO3CPUinline
drain() overrideFullO3CPU< O3CPUImpl >
drainResume() overrideFullO3CPU< O3CPUImpl >
dtbFullO3CPU< O3CPUImpl >
dumpInsts()FullO3CPU< O3CPUImpl >
DynInstPtr typedefFullO3CPU< O3CPUImpl >
fetchFullO3CPU< O3CPUImpl >protected
FetchIdx enum valueFullO3CPU< O3CPUImpl >
fetchQueueFullO3CPU< O3CPUImpl >
FetchStruct typedefFullO3CPU< O3CPUImpl >
fpRegfileReadsFullO3CPU< O3CPUImpl >
fpRegfileWritesFullO3CPU< O3CPUImpl >
freeListFullO3CPU< O3CPUImpl >protected
FullO3CPU(DerivO3CPUParams *params)FullO3CPU< O3CPUImpl >
getAndIncrementInstSeq()FullO3CPU< O3CPUImpl >inline
getDataPort() overrideFullO3CPU< O3CPUImpl >inline
getFreeTid()FullO3CPU< O3CPUImpl >
getInstPort() overrideFullO3CPU< O3CPUImpl >inline
getInterrupts()FullO3CPU< O3CPUImpl >
globalSeqNumFullO3CPU< O3CPUImpl >
halt()FullO3CPU< O3CPUImpl >inline
haltContext(ThreadID tid) overrideFullO3CPU< O3CPUImpl >
Halted enum valueFullO3CPU< O3CPUImpl >
hwrei(ThreadID tid)FullO3CPU< O3CPUImpl >
icachePortFullO3CPU< O3CPUImpl >protected
Idle enum valueFullO3CPU< O3CPUImpl >
idleCyclesFullO3CPU< O3CPUImpl >
iewFullO3CPU< O3CPUImpl >protected
IEWIdx enum valueFullO3CPU< O3CPUImpl >
iewQueueFullO3CPU< O3CPUImpl >
IEWStruct typedefFullO3CPU< O3CPUImpl >
ImplState typedefFullO3CPU< O3CPUImpl >
init() overrideFullO3CPU< O3CPUImpl >
insertThread(ThreadID tid)FullO3CPU< O3CPUImpl >
instAddr(ThreadID tid)FullO3CPU< O3CPUImpl >
instcountFullO3CPU< O3CPUImpl >
instDone(ThreadID tid, DynInstPtr &inst)FullO3CPU< O3CPUImpl >
instListFullO3CPU< O3CPUImpl >
intRegfileReadsFullO3CPU< O3CPUImpl >
intRegfileWritesFullO3CPU< O3CPUImpl >
ipcFullO3CPU< O3CPUImpl >
isaFullO3CPU< O3CPUImpl >protected
isDraining() constFullO3CPU< O3CPUImpl >inline
itbFullO3CPU< O3CPUImpl >
lastActivatedCycleFullO3CPU< O3CPUImpl >
lastRunningCycleFullO3CPU< O3CPUImpl >
ListIt typedefFullO3CPU< O3CPUImpl >
microPC(ThreadID tid)FullO3CPU< O3CPUImpl >
miscRegfileReadsFullO3CPU< O3CPUImpl >
miscRegfileWritesFullO3CPU< O3CPUImpl >
nextInstAddr(ThreadID tid)FullO3CPU< O3CPUImpl >
numActiveThreads()FullO3CPU< O3CPUImpl >inline
numSimulatedInsts()BaseCPUinlinestatic
numSimulatedOps()BaseCPUinlinestatic
NumStages enum valueFullO3CPU< O3CPUImpl >
O3CPU typedefFullO3CPU< O3CPUImpl >
pcState(const TheISA::PCState &newPCState, ThreadID tid)FullO3CPU< O3CPUImpl >
pcState(ThreadID tid)FullO3CPU< O3CPUImpl >
ppDataAccessCompleteFullO3CPU< O3CPUImpl >
ppInstAccessCompleteFullO3CPU< O3CPUImpl >
processInterrupts(const Fault &interrupt)FullO3CPU< O3CPUImpl >
quiesceCyclesFullO3CPU< O3CPUImpl >
read(RequestPtr &req, RequestPtr &sreqLow, RequestPtr &sreqHigh, int load_idx)FullO3CPU< O3CPUImpl >inline
readArchCCReg(int reg_idx, ThreadID tid)FullO3CPU< O3CPUImpl >
readArchFloatReg(int reg_idx, ThreadID tid)FullO3CPU< O3CPUImpl >
readArchFloatRegInt(int reg_idx, ThreadID tid)FullO3CPU< O3CPUImpl >
readArchIntReg(int reg_idx, ThreadID tid)FullO3CPU< O3CPUImpl >
readCCReg(int reg_idx)FullO3CPU< O3CPUImpl >
readFloatReg(int reg_idx)FullO3CPU< O3CPUImpl >
readFloatRegBits(int reg_idx)FullO3CPU< O3CPUImpl >
readIntReg(int reg_idx)FullO3CPU< O3CPUImpl >
readMiscReg(int misc_reg, ThreadID tid)FullO3CPU< O3CPUImpl >
readMiscRegNoEffect(int misc_reg, ThreadID tid) constFullO3CPU< O3CPUImpl >
regFileFullO3CPU< O3CPUImpl >protected
regProbePoints() overrideFullO3CPU< O3CPUImpl >
regStats() overrideFullO3CPU< O3CPUImpl >
removeFrontInst(DynInstPtr &inst)FullO3CPU< O3CPUImpl >
removeInstsNotInROB(ThreadID tid)FullO3CPU< O3CPUImpl >
removeInstsThisCycleFullO3CPU< O3CPUImpl >
removeInstsUntil(const InstSeqNum &seq_num, ThreadID tid)FullO3CPU< O3CPUImpl >
removeListFullO3CPU< O3CPUImpl >
removeThread(ThreadID tid)FullO3CPU< O3CPUImpl >
renameFullO3CPU< O3CPUImpl >protected
RenameIdx enum valueFullO3CPU< O3CPUImpl >
renameMapFullO3CPU< O3CPUImpl >protected
renameQueueFullO3CPU< O3CPUImpl >
RenameStruct typedefFullO3CPU< O3CPUImpl >
robFullO3CPU< O3CPUImpl >protected
Running enum valueFullO3CPU< O3CPUImpl >
scoreboardFullO3CPU< O3CPUImpl >protected
serializeThread(CheckpointOut &cp, ThreadID tid) const overrideFullO3CPU< O3CPUImpl >
setArchCCReg(int reg_idx, TheISA::CCReg val, ThreadID tid)FullO3CPU< O3CPUImpl >
setArchFloatReg(int reg_idx, float val, ThreadID tid)FullO3CPU< O3CPUImpl >
setArchFloatRegInt(int reg_idx, uint64_t val, ThreadID tid)FullO3CPU< O3CPUImpl >
setArchIntReg(int reg_idx, uint64_t val, ThreadID tid)FullO3CPU< O3CPUImpl >
setCCReg(int reg_idx, TheISA::CCReg val)FullO3CPU< O3CPUImpl >
setFloatReg(int reg_idx, TheISA::FloatReg val)FullO3CPU< O3CPUImpl >
setFloatRegBits(int reg_idx, TheISA::FloatRegBits val)FullO3CPU< O3CPUImpl >
setIntReg(int reg_idx, uint64_t val)FullO3CPU< O3CPUImpl >
setMiscReg(int misc_reg, const TheISA::MiscReg &val, ThreadID tid)FullO3CPU< O3CPUImpl >
setMiscRegNoEffect(int misc_reg, const TheISA::MiscReg &val, ThreadID tid)FullO3CPU< O3CPUImpl >
simPalCheck(int palFunc, ThreadID tid)FullO3CPU< O3CPUImpl >
squashFromTC(ThreadID tid)FullO3CPU< O3CPUImpl >
squashInstIt(const ListIt &instIt, ThreadID tid)FullO3CPU< O3CPUImpl >inline
StageIdx enum nameFullO3CPU< O3CPUImpl >
startup() overrideFullO3CPU< O3CPUImpl >
Status enum nameFullO3CPU< O3CPUImpl >
suspendContext(ThreadID tid) overrideFullO3CPU< O3CPUImpl >
SwitchedOut enum valueFullO3CPU< O3CPUImpl >
switchOut() overrideFullO3CPU< O3CPUImpl >
syscall(int64_t callnum, ThreadID tid, Fault *fault)FullO3CPU< O3CPUImpl >
systemFullO3CPU< O3CPUImpl >
takeOverFrom(BaseCPU *oldCPU) overrideFullO3CPU< O3CPUImpl >
tcBase(ThreadID tid)FullO3CPU< O3CPUImpl >inline
Thread typedefFullO3CPU< O3CPUImpl >
threadFullO3CPU< O3CPUImpl >
threadMapFullO3CPU< O3CPUImpl >
tick()FullO3CPU< O3CPUImpl >
tidsFullO3CPU< O3CPUImpl >
timeBufferFullO3CPU< O3CPUImpl >
timesIdledFullO3CPU< O3CPUImpl >
TimeStruct typedefFullO3CPU< O3CPUImpl >
totalCpiFullO3CPU< O3CPUImpl >
totalInsts() const overrideFullO3CPU< O3CPUImpl >
totalIpcFullO3CPU< O3CPUImpl >
totalOps() const overrideFullO3CPU< O3CPUImpl >
trap(const Fault &fault, ThreadID tid, const StaticInstPtr &inst)FullO3CPU< O3CPUImpl >
unserializeThread(CheckpointIn &cp, ThreadID tid) overrideFullO3CPU< O3CPUImpl >
updateThreadPriority()FullO3CPU< O3CPUImpl >
verifyMemoryMode() const overrideFullO3CPU< O3CPUImpl >
wakeCPU()FullO3CPU< O3CPUImpl >
wakeup(ThreadID tid) overrideFullO3CPU< O3CPUImpl >virtual
write(RequestPtr &req, RequestPtr &sreqLow, RequestPtr &sreqHigh, uint8_t *data, int store_idx)FullO3CPU< O3CPUImpl >inline
~FullO3CPU()FullO3CPU< O3CPUImpl >

Generated on Fri Jun 9 2017 13:04:07 for gem5 by doxygen 1.8.6