gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
HsailISA::Call Member List

This is the complete list of members for HsailISA::Call, including all inherited members.

_flagsGPUStaticInstprotected
_instAddrGPUStaticInstprotected
_instNumGPUStaticInstprotected
_ipdInstNumGPUStaticInstprotected
calcAddr(Wavefront *w, GPUDynInstPtr m)HsailISA::Call
Call(const Brig::BrigInstBase *ib, const BrigObject *obj)HsailISA::Callinline
completeAcc(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
destHsailISA::Call
disassemble()GPUStaticInst
disassemblyGPUStaticInstprotected
dynamic_id_countGPUStaticInststatic
execAtomic(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
execAtomicAcq(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
execLdAcq(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
execPseudoInst(Wavefront *w, GPUDynInstPtr gpuDynInst)HsailISA::Call
execSt(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
execute(GPUDynInstPtr gpuDynInst)HsailISA::Callinlinevirtual
executed_asGPUStaticInst
func_ptrHsailISA::Call
generateDisassembly()HsailISA::Callinlinevirtual
getNumOperands()HsailISA::Callinlinevirtual
getOperandSize(int operandIndex)HsailISA::Callinlinevirtual
getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst)HsailISA::Callinlinevirtual
getTargetPc()GPUStaticInstinlinevirtual
GPUStaticInst(const std::string &opcode)GPUStaticInst
hsailCodeHsailISA::HsailGPUStaticInstprotected
HsailGPUStaticInst(const BrigObject *obj, const std::string &opcode)HsailISA::HsailGPUStaticInst
initiateAcc(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
instAddr(int inst_addr)GPUStaticInstinline
instAddr() const GPUStaticInstinline
instNum(int num)GPUStaticInstinline
instNum()GPUStaticInstinline
instSize() const overrideHsailISA::HsailGPUStaticInstinlinevirtual
ipdInstNum(int num)GPUStaticInstinline
ipdInstNum() const GPUStaticInstinline
isAcquire() const GPUStaticInstinline
isAcquireRelease() const GPUStaticInstinline
isALU() const GPUStaticInstinline
isArgLoad() const GPUStaticInstinline
isArgSeg() const GPUStaticInstinline
isAtomic() const GPUStaticInstinline
isAtomicAdd() const GPUStaticInstinline
isAtomicAnd() const GPUStaticInstinline
isAtomicCAS() const GPUStaticInstinline
isAtomicDec() const GPUStaticInstinline
isAtomicExch() const GPUStaticInstinline
isAtomicInc() const GPUStaticInstinline
isAtomicMax() const GPUStaticInstinline
isAtomicMin() const GPUStaticInstinline
isAtomicNoRet() const GPUStaticInstinline
isAtomicOr() const GPUStaticInstinline
isAtomicRet() const GPUStaticInstinline
isAtomicSub() const GPUStaticInstinline
isAtomicXor() const GPUStaticInstinline
isBarrier() const GPUStaticInstinline
isBranch() const GPUStaticInstinline
isCondRegister(int operandIndex)HsailISA::Callinlinevirtual
isDeviceScope() const GPUStaticInstinline
isDstOperand(int operandIndex)HsailISA::Callinlinevirtual
isFlat() const GPUStaticInstinline
isGloballyCoherent() const GPUStaticInstinline
isGlobalMem() const GPUStaticInstinline
isGlobalSeg() const GPUStaticInstinline
isGroupSeg() const GPUStaticInstinline
isKernArgSeg() const GPUStaticInstinline
isLoad() const GPUStaticInstinline
isLocalMem() const GPUStaticInstinline
isMemFence() const GPUStaticInstinline
isMemRef() const GPUStaticInstinline
isNoOrder() const GPUStaticInstinline
isNop() const GPUStaticInstinline
isNoScope() const GPUStaticInstinline
isPrivateSeg() const GPUStaticInstinline
isPseudoOp()HsailISA::Callinline
isReadOnlySeg() const GPUStaticInstinline
isRelaxedOrder() const GPUStaticInstinline
isRelease() const GPUStaticInstinline
isReturn() const GPUStaticInstinline
isScalar() const GPUStaticInstinline
isScalarRegister(int operandIndex)HsailISA::Callinlinevirtual
isSpecialOp() const GPUStaticInstinline
isSpillSeg() const GPUStaticInstinline
isSrcOperand(int operandIndex)HsailISA::Callinlinevirtual
isStore() const GPUStaticInstinline
isSystemCoherent() const GPUStaticInstinline
isSystemScope() const GPUStaticInstinline
isUnconditionalJump() const GPUStaticInstinline
isValid() const overrideHsailISA::HsailGPUStaticInstinlinevirtual
isVectorRegister(int operandIndex)HsailISA::Callinlinevirtual
isWaitcnt() const GPUStaticInstinline
isWavefrontScope() const GPUStaticInstinline
isWorkgroupScope() const GPUStaticInstinline
isWorkitemScope() const GPUStaticInstinline
MagicAtomicNRAddGlobalU32Reg(Wavefront *w, GPUDynInstPtr gpuDynInst)HsailISA::Call
MagicAtomicNRAddGroupU32Reg(Wavefront *w, GPUDynInstPtr gpuDynInst)HsailISA::Call
MagicJoinWFBar(Wavefront *w)HsailISA::Call
MagicLoadGlobalU32Reg(Wavefront *w, GPUDynInstPtr gpuDynInst)HsailISA::Call
MagicMaskLower(Wavefront *w)HsailISA::Call
MagicMaskUpper(Wavefront *w)HsailISA::Call
MagicMostSigBroadcast(Wavefront *w)HsailISA::Call
MagicMostSigThread(Wavefront *w)HsailISA::Call
MagicPanic(Wavefront *w)HsailISA::Call
MagicPrefixSum(Wavefront *w)HsailISA::Call
MagicPrintLane(Wavefront *w)HsailISA::Call
MagicPrintLane64(Wavefront *w)HsailISA::Call
MagicPrintWF32(Wavefront *w)HsailISA::Call
MagicPrintWF32ID(Wavefront *w)HsailISA::Call
MagicPrintWF64(Wavefront *w)HsailISA::Call
MagicPrintWFFloat(Wavefront *w)HsailISA::Call
MagicPrintWFID64(Wavefront *w)HsailISA::Call
MagicReduction(Wavefront *w)HsailISA::Call
MagicSimBreak(Wavefront *w)HsailISA::Call
MagicWaitWFBar(Wavefront *w)HsailISA::Call
MagicXactCasLd(Wavefront *w)HsailISA::Call
nextInstAddr() const GPUStaticInstinline
numDstRegOperands()HsailISA::Callinlinevirtual
numSrcRegOperands()HsailISA::Callinlinevirtual
opcodeGPUStaticInstprotected
readsSCC() const GPUStaticInstinline
readsVCC() const GPUStaticInstinline
setFlag(Flags flag)GPUStaticInstinline
src0HsailISA::Call
src1HsailISA::Call
writesSCC() const GPUStaticInstinline
writesVCC() const GPUStaticInstinline
Generated on Fri Jun 9 2017 13:04:31 for gem5 by doxygen 1.8.6