gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
X86ISA::Interrupts Member List

This is the complete list of members for X86ISA::Interrupts, including all inherited members.

_currPwrStateClockedObjectprotected
_paramsSimObjectprotected
apicTimerEventX86ISA::Interrupts
ApicTimerEvent(Interrupts *_localApic)X86ISA::Interruptsinline
BasicPioDevice(const Params *p, Addr size)BasicPioDevice
BitUnion32(LVTEntry) Bitfield<7X86ISA::Interruptsprotected
checkInterrupts(ThreadContext *tc) const X86ISA::Interrupts
checkInterruptsRaw() const X86ISA::Interrupts
ckptCountSerializablestatic
ckptMaxCountSerializablestatic
ckptPrevCountSerializablestatic
clear(int int_num, int index)X86ISA::Interruptsinline
clearAll()X86ISA::Interruptsinline
clearRegArrayBit(ApicRegIndex base, uint8_t vector)X86ISA::Interruptsinline
Clocked(ClockDomain &clk_domain)Clockedinlineprotected
Clocked(Clocked &)=deleteClockedprotected
clockEdge(Cycles cycles=Cycles(0)) const Clockedinline
ClockedObject(const ClockedObjectParams *p)ClockedObject
clockPeriod() const Clockedinline
computeStats()ClockedObject
cpuX86ISA::Interrupts
curCycle() const Clockedinline
currentSection()Serializablestatic
cyclesToTicks(Cycles c) const Clockedinline
deliveryModeX86ISA::Interruptsprotected
deschedule(Event &event)EventManagerinline
deschedule(Event *event)EventManagerinline
drain() overrideSimObjectinlinevirtual
Drainable()Drainableprotected
drainResume()Drainableinlineprotectedvirtual
drainState() const Drainableinline
EventManager(EventManager &em)EventManagerinline
EventManager(EventManager *em)EventManagerinline
EventManager(EventQueue *eq)EventManagerinline
eventqEventManagerprotected
eventQueue() const EventManagerinline
extIntVectorX86ISA::Interrupts
find(const char *name)SimObjectstatic
findRegArrayMSB(ApicRegIndex base)X86ISA::Interruptsinline
frequency() const Clockedinline
getAddrRanges() const BasicPioDevicevirtual
getInitialApicId()X86ISA::Interruptsinline
getIntAddrRange() const overrideX86ISA::Interruptsvirtual
getInterrupt(ThreadContext *tc)X86ISA::Interrupts
getMasterPort(const std::string &if_name, PortID idx=InvalidPortID) overrideX86ISA::Interruptsinlinevirtual
getProbeManager()SimObject
getRegArrayBit(ApicRegIndex base, uint8_t vector)X86ISA::Interruptsinline
getSlavePort(const std::string &if_name, PortID idx=InvalidPortID) overrideX86ISA::Interruptsinlinevirtual
hasPendingUnmaskable() const X86ISA::Interruptsinline
init() overrideX86ISA::Interruptsvirtual
initialApicIdX86ISA::Interrupts
initState()SimObjectvirtual
initVectorX86ISA::Interrupts
IntDevice(MemObject *parent, Tick latency=0)X86ISA::IntDeviceinlineprivate
Interrupts(Params *p)X86ISA::Interrupts
intMasterPortX86ISA::IntDeviceprivate
intSlavePortX86ISA::Interrupts
IRRVX86ISA::Interrupts
ISRVX86ISA::Interrupts
loadState(CheckpointIn &cp)SimObjectvirtual
lowerInterruptPin(int number)X86ISA::IntDeviceinlineprivatevirtual
maskedX86ISA::Interruptsprotected
memInvalidate()SimObjectinlinevirtual
MemObject(const Params *params)MemObject
memWriteback()SimObjectinlinevirtual
name() const SimObjectinlinevirtual
nextCycle() const Clockedinline
nmiVectorX86ISA::Interrupts
notifyFork()Drainableinlinevirtual
numPwrStateTransitionsClockedObjectprotected
operator=(Clocked &)=deleteClockedprotected
Params typedefX86ISA::Interrupts
params() const X86ISA::Interruptsinline
pendingExtIntX86ISA::Interrupts
pendingInitX86ISA::Interrupts
pendingIPIsX86ISA::Interrupts
pendingNmiX86ISA::Interrupts
pendingSmiX86ISA::Interrupts
pendingStartupX86ISA::Interrupts
pendingUnmaskableIntX86ISA::Interrupts
periodicX86ISA::Interruptsprotected
pioAddrBasicPioDeviceprotected
pioDelayBasicPioDeviceprotected
PioDevice(const Params *p)PioDevice
pioPortPioDeviceprotected
pioSizeBasicPioDeviceprotected
polarityX86ISA::Interruptsprotected
post(int int_num, int index)X86ISA::Interruptsinline
process()X86ISA::Interruptsinline
prvEvalTickClockedObjectprotected
pwrState() const ClockedObjectinline
pwrState(Enums::PwrState)ClockedObject
pwrStateClkGateDistClockedObjectprotected
pwrStateName() const ClockedObjectinline
pwrStateResidencyTicksClockedObjectprotected
pwrStateWeights() const ClockedObject
raiseInterruptPin(int number)X86ISA::IntDeviceinlineprivatevirtual
read(PacketPtr pkt) overrideX86ISA::Interruptsvirtual
readReg(ApicRegIndex miscReg)X86ISA::Interrupts
recvMessage(PacketPtr pkt) overrideX86ISA::Interruptsvirtual
recvResponse(PacketPtr pkt) overrideX86ISA::Interruptsvirtual
regProbeListeners()SimObjectvirtual
regProbePoints()SimObjectvirtual
regsX86ISA::Interruptsprotected
regStats() overrideClockedObjectvirtual
remoteIRRX86ISA::Interruptsprotected
requestInterrupt(uint8_t vector, uint8_t deliveryMode, bool level)X86ISA::Interrupts
reschedule(Event &event, Tick when, bool always=false)EventManagerinline
reschedule(Event *event, Tick when, bool always=false)EventManagerinline
resetClock() const Clockedinlineprotected
resetStats()SimObjectvirtual
schedule(Event &event, Tick when)EventManagerinline
schedule(Event *event, Tick when)EventManagerinline
Serializable()Serializable
serialize(CheckpointOut &cp) const overrideX86ISA::Interruptsvirtual
serializeAll(CheckpointOut &cp)SimObjectstatic
Serializable::serializeAll(const std::string &cpt_dir)Serializablestatic
serializeSection(CheckpointOut &cp, const char *name) const Serializable
serializeSection(CheckpointOut &cp, const std::string &name) const Serializableinline
setCPU(BaseCPU *newCPU)X86ISA::Interrupts
setCurTick(Tick newVal)EventManagerinline
setReg(ApicRegIndex reg, uint32_t val)X86ISA::Interrupts
setRegArrayBit(ApicRegIndex base, uint8_t vector)X86ISA::Interruptsinline
setRegNoEffect(ApicRegIndex reg, uint32_t val)X86ISA::Interruptsinline
signalDrainDone() const Drainableinlineprotected
signalInterrupt(int line)X86ISA::IntDeviceinlineprivatevirtual
SimObject(const Params *_params)SimObject
smiVectorX86ISA::Interrupts
startedUpX86ISA::Interrupts
startup()SimObjectvirtual
startupVectorX86ISA::Interrupts
statusX86ISA::Interruptsprotected
sysPioDeviceprotected
ticksToCycles(Tick t) const Clockedinline
triggerX86ISA::Interruptsprotected
triggerTimerInterrupt()X86ISA::Interruptsinline
unserialize(CheckpointIn &cp) overrideX86ISA::Interruptsvirtual
unserializeGlobals(CheckpointIn &cp)Serializablestatic
unserializeSection(CheckpointIn &cp, const char *name)Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)Serializableinline
updateClockPeriod() const Clockedinline
updateIntrInfo(ThreadContext *tc)X86ISA::Interrupts
updateIRRV()X86ISA::Interruptsinline
updateISRV()X86ISA::Interruptsinline
vectorX86ISA::Interruptsprotected
voltage() const Clockedinline
wakeupEventQueue(Tick when=(Tick)-1)EventManagerinline
write(PacketPtr pkt) overrideX86ISA::Interruptsvirtual
~Clocked()Clockedinlineprotectedvirtual
~Drainable()Drainableprotectedvirtual
~IntDevice()X86ISA::IntDeviceinlineprivatevirtual
~PioDevice()PioDevicevirtual
~Serializable()Serializablevirtual
~SimObject()SimObjectvirtual

Generated on Fri Jun 9 2017 13:04:42 for gem5 by doxygen 1.8.6