gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
cpuid.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2008 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Gabe Black
29  */
30 
31 #ifndef __ARCH_X86_CPUID_HH__
32 #define __ARCH_X86_CPUID_HH__
33 
34 #include "base/types.hh"
35 
36 class ThreadContext;
37 
38 namespace X86ISA
39 {
40  struct CpuidResult
41  {
42  uint64_t rax;
43  uint64_t rbx;
44  uint64_t rcx;
45  uint64_t rdx;
46 
47  // These are not in alphebetical order on purpose. The order reflects
48  // how the CPUID orders the registers when it returns results.
49  CpuidResult(uint64_t _rax, uint64_t _rbx,
50  uint64_t _rdx, uint64_t _rcx) :
51  rax(_rax), rbx(_rbx), rcx(_rcx), rdx(_rdx)
52  {}
53 
55  {}
56  };
57 
58  uint64_t stringToRegister(const char *str);
59 
60  bool doCpuid(ThreadContext * tc, uint32_t function,
61  uint32_t index, CpuidResult &result);
62 } // namespace X86ISA
63 
64 #endif
uint64_t rcx
Definition: cpuid.hh:44
Bitfield< 5, 3 > index
Definition: types.hh:95
CpuidResult(uint64_t _rax, uint64_t _rbx, uint64_t _rdx, uint64_t _rcx)
Definition: cpuid.hh:49
ThreadContext is the external interface to all thread state for anything outside of the CPU...
uint64_t rax
Definition: cpuid.hh:42
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
uint64_t stringToRegister(const char *str)
Definition: cpuid.cc:72
bool doCpuid(ThreadContext *tc, uint32_t function, uint32_t index, CpuidResult &result)
Definition: cpuid.cc:83
uint64_t rbx
Definition: cpuid.hh:43
uint64_t rdx
Definition: cpuid.hh:45

Generated on Fri Jun 9 2017 13:03:40 for gem5 by doxygen 1.8.6