gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
platform.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2004-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Ali Saidi
29  * Nathan Binkert
30  */
31 
32 #include "dev/platform.hh"
33 
34 #include "base/misc.hh"
35 #include "config/the_isa.hh"
36 #include "sim/sim_exit.hh"
37 
38 using namespace std;
39 
41  : SimObject(p), intrctrl(p->intrctrl)
42 {
43 }
44 
46 {
47 }
48 
49 void
51 {
52  panic("No PCI interrupt support in platform.");
53 }
54 
55 void
57 {
58  panic("No PCI interrupt support in platform.");
59 }
#define panic(...)
Definition: misc.hh:153
virtual void postPciInt(int line)
Cause the chipset to post a cpi interrupt to the CPU.
Definition: platform.cc:50
virtual void clearPciInt(int line)
Clear a posted PCI->CPU interrupt.
Definition: platform.cc:56
PlatformParams Params
Definition: platform.hh:59
Platform(const Params *p)
Definition: platform.cc:40
Generic interface for platforms.
virtual ~Platform()
Definition: platform.cc:45
Bitfield< 0 > p
Abstract superclass for simulation objects.
Definition: sim_object.hh:94

Generated on Fri Jun 9 2017 13:03:46 for gem5 by doxygen 1.8.6