gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
Macros
tsunamireg.h File Reference

List of Tsunami CSRs. More...

Go to the source code of this file.

Macros

#define ALPHA_K0SEG_BASE   ULL(0xfffffc0000000000)
 
#define TSDEV_CC_CSR   0x00
 
#define TSDEV_CC_MTR   0x01
 
#define TSDEV_CC_MISC   0x02
 
#define TSDEV_CC_AAR0   0x04
 
#define TSDEV_CC_AAR1   0x05
 
#define TSDEV_CC_AAR2   0x06
 
#define TSDEV_CC_AAR3   0x07
 
#define TSDEV_CC_DIM0   0x08
 
#define TSDEV_CC_DIM1   0x09
 
#define TSDEV_CC_DIR0   0x0A
 
#define TSDEV_CC_DIR1   0x0B
 
#define TSDEV_CC_DRIR   0x0C
 
#define TSDEV_CC_PRBEN   0x0D
 
#define TSDEV_CC_IIC0   0x0E
 
#define TSDEV_CC_IIC1   0x0F
 
#define TSDEV_CC_MPR0   0x10
 
#define TSDEV_CC_MPR1   0x11
 
#define TSDEV_CC_MPR2   0x12
 
#define TSDEV_CC_MPR3   0x13
 
#define TSDEV_CC_DIM2   0x18
 
#define TSDEV_CC_DIM3   0x19
 
#define TSDEV_CC_DIR2   0x1A
 
#define TSDEV_CC_DIR3   0x1B
 
#define TSDEV_CC_IIC2   0x1C
 
#define TSDEV_CC_IIC3   0x1D
 
#define TSDEV_CC_BDIMS   0x1000000
 
#define TSDEV_CC_BDIRS   0x2000000
 
#define TSDEV_CC_IPIQ   0x20
 
#define TSDEV_CC_IPIR   0x21
 
#define TSDEV_CC_ITIR   0x22
 
#define TSDEV_PC_WSBA0   0x00
 
#define TSDEV_PC_WSBA1   0x01
 
#define TSDEV_PC_WSBA2   0x02
 
#define TSDEV_PC_WSBA3   0x03
 
#define TSDEV_PC_WSM0   0x04
 
#define TSDEV_PC_WSM1   0x05
 
#define TSDEV_PC_WSM2   0x06
 
#define TSDEV_PC_WSM3   0x07
 
#define TSDEV_PC_TBA0   0x08
 
#define TSDEV_PC_TBA1   0x09
 
#define TSDEV_PC_TBA2   0x0A
 
#define TSDEV_PC_TBA3   0x0B
 
#define TSDEV_PC_PCTL   0x0C
 
#define TSDEV_PC_PLAT   0x0D
 
#define TSDEV_PC_RES   0x0E
 
#define TSDEV_PC_PERROR   0x0F
 
#define TSDEV_PC_PERRMASK   0x10
 
#define TSDEV_PC_PERRSET   0x11
 
#define TSDEV_PC_TLBIV   0x12
 
#define TSDEV_PC_TLBIA   0x13
 
#define TSDEV_PC_PMONCTL   0x14
 
#define TSDEV_PC_PMONCNT   0x15
 
#define TSDEV_PC_SPST   0x20
 
#define TSDEV_DC_DSC   0x20
 
#define TSDEV_DC_STR   0x21
 
#define TSDEV_DC_DREV   0x22
 
#define TSDEV_DC_DSC2   0x23
 
#define TSDEV_PIC1_MASK   0x21
 
#define TSDEV_PIC2_MASK   0xA1
 
#define TSDEV_PIC1_ISR   0x20
 
#define TSDEV_PIC2_ISR   0xA0
 
#define TSDEV_PIC1_ACK   0x20
 
#define TSDEV_PIC2_ACK   0xA0
 
#define TSDEV_DMA1_RESET   0x0D
 
#define TSDEV_DMA2_RESET   0xDA
 
#define TSDEV_DMA1_MODE   0x0B
 
#define TSDEV_DMA2_MODE   0xD6
 
#define TSDEV_DMA1_MASK   0x0A
 
#define TSDEV_DMA2_MASK   0xD4
 
#define TSDEV_CTRL_PORTB   0x61
 
#define TSDEV_TMR0_DATA   0x40
 
#define TSDEV_TMR1_DATA   0x41
 
#define TSDEV_TMR2_DATA   0x42
 
#define TSDEV_TMR_CTRL   0x43
 
#define TSDEV_KBD   0x64
 
#define TSDEV_DMA1_CMND   0x08
 
#define TSDEV_DMA1_STAT   TSDEV_DMA1_CMND
 
#define TSDEV_DMA2_CMND   0xD0
 
#define TSDEV_DMA2_STAT   TSDEV_DMA2_CMND
 
#define TSDEV_DMA1_MMASK   0x0F
 
#define TSDEV_DMA2_MMASK   0xDE
 
#define TSDEV_KBD   0x64
 
#define TSDEV_RTC_ADDR   0x70
 
#define TSDEV_RTC_DATA   0x71
 
#define PCHIP_PCI0_MEMORY   ULL(0x00000000000)
 
#define PCHIP_PCI0_IO   ULL(0x001FC000000)
 
#define TSUNAMI_UNCACHABLE_BIT   ULL(0x80000000000)
 
#define TSUNAMI_PCI0_MEMORY   TSUNAMI_UNCACHABLE_BIT + PCHIP_PCI0_MEMORY
 
#define TSUNAMI_PCI0_IO   TSUNAMI_UNCACHABLE_BIT + PCHIP_PCI0_IO
 
#define PORTB_SPKR_HIGH   0x20
 

Detailed Description

List of Tsunami CSRs.

Definition in file tsunamireg.h.

Macro Definition Documentation

#define ALPHA_K0SEG_BASE   ULL(0xfffffc0000000000)

Definition at line 38 of file tsunamireg.h.

#define PCHIP_PCI0_IO   ULL(0x001FC000000)

Definition at line 143 of file tsunamireg.h.

#define PCHIP_PCI0_MEMORY   ULL(0x00000000000)

Definition at line 142 of file tsunamireg.h.

#define PORTB_SPKR_HIGH   0x20

Definition at line 150 of file tsunamireg.h.

Referenced by TsunamiIO::read().

#define TSDEV_CC_AAR0   0x04

Definition at line 45 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_AAR1   0x05

Definition at line 46 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_AAR2   0x06

Definition at line 47 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_AAR3   0x07

Definition at line 48 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_BDIMS   0x1000000

Definition at line 70 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_BDIRS   0x2000000

Definition at line 71 of file tsunamireg.h.

Referenced by TsunamiCChip::read().

#define TSDEV_CC_CSR   0x00

Definition at line 41 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DIM0   0x08

Definition at line 49 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DIM1   0x09

Definition at line 50 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DIM2   0x18

Definition at line 62 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DIM3   0x19

Definition at line 63 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DIR0   0x0A

Definition at line 51 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DIR1   0x0B

Definition at line 52 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DIR2   0x1A

Definition at line 64 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DIR3   0x1B

Definition at line 65 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_DRIR   0x0C

Definition at line 53 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_IIC0   0x0E

Definition at line 55 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_IIC1   0x0F

Definition at line 56 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_IIC2   0x1C

Definition at line 66 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_IIC3   0x1D

Definition at line 67 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_IPIQ   0x20

Definition at line 72 of file tsunamireg.h.

Referenced by TsunamiCChip::write().

#define TSDEV_CC_IPIR   0x21

Definition at line 73 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_ITIR   0x22

Definition at line 74 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_MISC   0x02

Definition at line 43 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_MPR0   0x10

Definition at line 57 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_MPR1   0x11

Definition at line 58 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_MPR2   0x12

Definition at line 59 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_MPR3   0x13

Definition at line 60 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_MTR   0x01

Definition at line 42 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CC_PRBEN   0x0D

Definition at line 54 of file tsunamireg.h.

Referenced by TsunamiCChip::read(), and TsunamiCChip::write().

#define TSDEV_CTRL_PORTB   0x61

Definition at line 123 of file tsunamireg.h.

Referenced by TsunamiIO::read(), and TsunamiIO::write().

#define TSDEV_DC_DREV   0x22

Definition at line 107 of file tsunamireg.h.

#define TSDEV_DC_DSC   0x20

Definition at line 105 of file tsunamireg.h.

#define TSDEV_DC_DSC2   0x23

Definition at line 108 of file tsunamireg.h.

#define TSDEV_DC_STR   0x21

Definition at line 106 of file tsunamireg.h.

#define TSDEV_DMA1_CMND   0x08

Definition at line 129 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA1_MASK   0x0A

Definition at line 121 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA1_MMASK   0x0F

Definition at line 133 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA1_MODE   0x0B

Definition at line 119 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA1_RESET   0x0D

Definition at line 117 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA1_STAT   TSDEV_DMA1_CMND

Definition at line 130 of file tsunamireg.h.

#define TSDEV_DMA2_CMND   0xD0

Definition at line 131 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA2_MASK   0xD4

Definition at line 122 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA2_MMASK   0xDE

Definition at line 134 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA2_MODE   0xD6

Definition at line 120 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA2_RESET   0xDA

Definition at line 118 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_DMA2_STAT   TSDEV_DMA2_CMND

Definition at line 132 of file tsunamireg.h.

#define TSDEV_KBD   0x64

Definition at line 137 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_KBD   0x64

Definition at line 137 of file tsunamireg.h.

#define TSDEV_PC_PCTL   0x0C

Definition at line 90 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_PERRMASK   0x10

Definition at line 94 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_PERROR   0x0F

Definition at line 93 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_PERRSET   0x11

Definition at line 95 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_PLAT   0x0D

Definition at line 91 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_PMONCNT   0x15

Definition at line 99 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_PMONCTL   0x14

Definition at line 98 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_RES   0x0E

Definition at line 92 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_SPST   0x20

Definition at line 101 of file tsunamireg.h.

#define TSDEV_PC_TBA0   0x08

Definition at line 86 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_TBA1   0x09

Definition at line 87 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_TBA2   0x0A

Definition at line 88 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_TBA3   0x0B

Definition at line 89 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_TLBIA   0x13

Definition at line 97 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_TLBIV   0x12

Definition at line 96 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_WSBA0   0x00

Definition at line 78 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_WSBA1   0x01

Definition at line 79 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_WSBA2   0x02

Definition at line 80 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_WSBA3   0x03

Definition at line 81 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_WSM0   0x04

Definition at line 82 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_WSM1   0x05

Definition at line 83 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_WSM2   0x06

Definition at line 84 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PC_WSM3   0x07

Definition at line 85 of file tsunamireg.h.

Referenced by TsunamiPChip::read(), and TsunamiPChip::write().

#define TSDEV_PIC1_ACK   0x20

Definition at line 115 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_PIC1_ISR   0x20

Definition at line 113 of file tsunamireg.h.

Referenced by TsunamiIO::read().

#define TSDEV_PIC1_MASK   0x21

Definition at line 111 of file tsunamireg.h.

Referenced by TsunamiIO::read(), and TsunamiIO::write().

#define TSDEV_PIC2_ACK   0xA0

Definition at line 116 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_PIC2_ISR   0xA0

Definition at line 114 of file tsunamireg.h.

Referenced by TsunamiIO::read().

#define TSDEV_PIC2_MASK   0xA1

Definition at line 112 of file tsunamireg.h.

Referenced by TsunamiIO::read(), and TsunamiIO::write().

#define TSDEV_RTC_ADDR   0x70

Definition at line 139 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSDEV_RTC_DATA   0x71

Definition at line 140 of file tsunamireg.h.

Referenced by TsunamiIO::read(), and TsunamiIO::write().

#define TSDEV_TMR0_DATA   0x40

Definition at line 124 of file tsunamireg.h.

Referenced by TsunamiIO::read(), and TsunamiIO::write().

#define TSDEV_TMR1_DATA   0x41

Definition at line 125 of file tsunamireg.h.

Referenced by TsunamiIO::read(), and TsunamiIO::write().

#define TSDEV_TMR2_DATA   0x42

Definition at line 126 of file tsunamireg.h.

Referenced by TsunamiIO::read(), and TsunamiIO::write().

#define TSDEV_TMR_CTRL   0x43

Definition at line 127 of file tsunamireg.h.

Referenced by TsunamiIO::write().

#define TSUNAMI_PCI0_IO   TSUNAMI_UNCACHABLE_BIT + PCHIP_PCI0_IO

Definition at line 146 of file tsunamireg.h.

#define TSUNAMI_PCI0_MEMORY   TSUNAMI_UNCACHABLE_BIT + PCHIP_PCI0_MEMORY

Definition at line 145 of file tsunamireg.h.

#define TSUNAMI_UNCACHABLE_BIT   ULL(0x80000000000)

Definition at line 144 of file tsunamireg.h.


Generated on Fri Jun 9 2017 13:03:57 for gem5 by doxygen 1.8.6