|
gem5
|
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
|
gem5
|
This is the complete list of members for ArmISA::Mult3, including all inherited members.
| _destRegIdx | StaticInst | protected |
| _numCCDestRegs | StaticInst | protected |
| _numDestRegs | StaticInst | protected |
| _numFPDestRegs | StaticInst | protected |
| _numIntDestRegs | StaticInst | protected |
| _numSrcRegs | StaticInst | protected |
| _opClass | StaticInst | protected |
| _srcRegIdx | StaticInst | protected |
| aarch64 | ArmISA::ArmStaticInst | protected |
| advancePC(PCState &pcState) const | ArmISA::ArmStaticInst | inlineprotected |
| StaticInst::advancePC(TheISA::PCState &pcState) const =0 | StaticInst | pure virtual |
| advSIMDFPAccessTrap64(ExceptionLevel el) const | ArmISA::ArmStaticInst | protected |
| annotateFault(ArmFault *fault) | ArmISA::ArmStaticInst | inlinevirtual |
| ArmStaticInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass) | ArmISA::ArmStaticInst | inlineprotected |
| branchTarget(const TheISA::PCState &pc) const | StaticInst | virtual |
| branchTarget(ThreadContext *tc) const | StaticInst | virtual |
| cachedDisassembly | StaticInst | mutableprotected |
| checkAdvSIMDOrFPEnabled32(ThreadContext *tc, CPSR cpsr, CPACR cpacr, NSACR nsacr, FPEXC fpexc, bool fpexc_check, bool advsimd) const | ArmISA::ArmStaticInst | protected |
| checkFPAdvSIMDEnabled64(ThreadContext *tc, CPSR cpsr, CPACR cpacr) const | ArmISA::ArmStaticInst | protected |
| checkFPAdvSIMDTrap64(ThreadContext *tc, CPSR cpsr) const | ArmISA::ArmStaticInst | protected |
| completeAcc(Packet *pkt, ExecContext *xc, Trace::InstRecord *traceData) const | StaticInst | inlinevirtual |
| condCode | ArmISA::PredOp | protected |
| cpsrWriteByInstr(CPSR cpsr, uint32_t val, SCR scr, NSACR nsacr, uint8_t byteMask, bool affectState, bool nmfi, ThreadContext *tc) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| cSwap(T val, bool big) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| cSwap(T val, bool big) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| decref() | RefCounted | inline |
| destRegIdx(int i) const | StaticInst | inline |
| disabledFault() const | ArmISA::ArmStaticInst | inlineprotected |
| disassemble(Addr pc, const SymbolTable *symtab=0) const | StaticInst | virtual |
| eaComp(ExecContext *xc, Trace::InstRecord *traceData) const | StaticInst | inlinevirtual |
| eaCompInst() const | StaticInst | inlinevirtual |
| execute(ExecContext *xc, Trace::InstRecord *traceData) const =0 | StaticInst | pure virtual |
| extendReg64(uint64_t base, ArmExtendType type, uint64_t shiftAmt, uint8_t width) const | ArmISA::ArmStaticInst | protected |
| ExtMachInst typedef | StaticInst | |
| fetchMicroop(MicroPC upc) const | StaticInst | virtual |
| flags | StaticInst | protected |
| generateDisassembly(Addr pc, const SymbolTable *symtab) const | ArmISA::ArmStaticInst | protectedvirtual |
| getName() | StaticInst | inline |
| getPSTATEFromPSR(ThreadContext *tc, CPSR cpsr, CPSR spsr) const | ArmISA::ArmStaticInst | protected |
| hasBranchTarget(const TheISA::PCState &pc, ThreadContext *tc, TheISA::PCState &tgt) const | StaticInst | |
| incref() | RefCounted | inline |
| initiateAcc(ExecContext *xc, Trace::InstRecord *traceData) const | StaticInst | inlinevirtual |
| intWidth | ArmISA::ArmStaticInst | protected |
| isCall() const | StaticInst | inline |
| isCC() const | StaticInst | inline |
| isCondCtrl() const | StaticInst | inline |
| isCondDelaySlot() const | StaticInst | inline |
| isControl() const | StaticInst | inline |
| isDataPrefetch() const | StaticInst | inline |
| isDelayedCommit() const | StaticInst | inline |
| isDirectCtrl() const | StaticInst | inline |
| isFirstMicroop() const | StaticInst | inline |
| isFloating() const | StaticInst | inline |
| isIndirectCtrl() const | StaticInst | inline |
| isInstPrefetch() const | StaticInst | inline |
| isInteger() const | StaticInst | inline |
| isIprAccess() const | StaticInst | inline |
| isLastMicroop() const | StaticInst | inline |
| isLoad() const | StaticInst | inline |
| isMacroop() const | StaticInst | inline |
| isMemBarrier() const | StaticInst | inline |
| isMemRef() const | StaticInst | inline |
| isMicroBranch() const | StaticInst | inline |
| isMicroop() const | StaticInst | inline |
| isNonSpeculative() const | StaticInst | inline |
| isNop() const | StaticInst | inline |
| isPrefetch() const | StaticInst | inline |
| isQuiesce() const | StaticInst | inline |
| isReturn() const | StaticInst | inline |
| isSerializeAfter() const | StaticInst | inline |
| isSerializeBefore() const | StaticInst | inline |
| isSerializing() const | StaticInst | inline |
| isSquashAfter() const | StaticInst | inline |
| isStore() const | StaticInst | inline |
| isStoreConditional() const | StaticInst | inline |
| isSyscall() const | StaticInst | inline |
| isThreadSync() const | StaticInst | inline |
| isUncondCtrl() const | StaticInst | inline |
| isUnverifiable() const | StaticInst | inline |
| isWriteBarrier() const | StaticInst | inline |
| machInst | StaticInst | |
| MaxInstDestRegs enum value | StaticInst | |
| MaxInstSrcRegs enum value | StaticInst | |
| memAccInst() const | StaticInst | inlinevirtual |
| mnemonic | StaticInst | protected |
| Mult3(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _reg0, IntRegIndex _reg1, IntRegIndex _reg2) | ArmISA::Mult3 | inlineprotected |
| nullStaticInstPtr | StaticInst | static |
| numCCDestRegs() const | StaticInst | inline |
| numDestRegs() const | StaticInst | inline |
| numFPDestRegs() const | StaticInst | inline |
| numIntDestRegs() const | StaticInst | inline |
| numSrcRegs() const | StaticInst | inline |
| opClass() const | StaticInst | inline |
| PredOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass) | ArmISA::PredOp | inlineprotected |
| printCondition(std::ostream &os, unsigned code, bool noImplicit=false) const | ArmISA::ArmStaticInst | protected |
| printDataInst(std::ostream &os, bool withImm) const | ArmISA::ArmStaticInst | protected |
| printDataInst(std::ostream &os, bool withImm, bool immShift, bool s, IntRegIndex rd, IntRegIndex rn, IntRegIndex rm, IntRegIndex rs, uint32_t shiftAmt, ArmShiftType type, uint64_t imm) const | ArmISA::ArmStaticInst | protected |
| printExtendOperand(bool firstOperand, std::ostream &os, IntRegIndex rm, ArmExtendType type, int64_t shiftAmt) const | ArmISA::ArmStaticInst | protected |
| printFlags(std::ostream &outs, const std::string &separator) const | StaticInst | |
| printMemSymbol(std::ostream &os, const SymbolTable *symtab, const std::string &prefix, const Addr addr, const std::string &suffix) const | ArmISA::ArmStaticInst | protected |
| printMnemonic(std::ostream &os, const std::string &suffix="", bool withPred=true, bool withCond64=false, ConditionCode cond64=COND_UC) const | ArmISA::ArmStaticInst | protected |
| printReg(std::ostream &os, int reg) const | ArmISA::ArmStaticInst | protected |
| printShiftOperand(std::ostream &os, IntRegIndex rm, bool immShift, uint32_t shiftAmt, IntRegIndex rs, ArmShiftType type) const | ArmISA::ArmStaticInst | protected |
| printTarget(std::ostream &os, Addr target, const SymbolTable *symtab) const | ArmISA::ArmStaticInst | protected |
| readPC(XC *xc) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| RefCounted() | RefCounted | inline |
| reg0 | ArmISA::Mult3 | protected |
| reg1 | ArmISA::Mult3 | protected |
| reg2 | ArmISA::Mult3 | protected |
| RegIndex typedef | StaticInst | |
| satInt(int32_t &res, int64_t op, int width) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| saturateOp(int32_t &res, int64_t op1, int64_t op2, bool sub=false) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| setAIWNextPC(XC *xc, Addr val) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| setDelayedCommit() | StaticInst | inline |
| setFirstMicroop() | StaticInst | inline |
| setFlag(Flags f) | StaticInst | inline |
| setIWNextPC(XC *xc, Addr val) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| setLastMicroop() | StaticInst | inline |
| setNextPC(XC *xc, Addr val) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| shift_carry_imm(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const | ArmISA::ArmStaticInst | protected |
| shift_carry_rs(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const | ArmISA::ArmStaticInst | protected |
| shift_rm_imm(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const | ArmISA::ArmStaticInst | protected |
| shift_rm_rs(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const | ArmISA::ArmStaticInst | protected |
| shiftReg64(uint64_t base, uint64_t shiftAmt, ArmShiftType type, uint8_t width) const | ArmISA::ArmStaticInst | protected |
| spsrWriteByInstr(uint32_t spsr, uint32_t val, uint8_t byteMask, bool affectState) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| srcRegIdx(int i) const | StaticInst | inline |
| StaticInst(const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass) | StaticInst | inlineprotected |
| uSatInt(int32_t &res, int64_t op, int width) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| uSaturateOp(uint32_t &res, int64_t op1, int64_t op2, bool sub=false) | ArmISA::ArmStaticInst | inlineprotectedstatic |
| ~RefCounted() | RefCounted | inlinevirtual |
| ~StaticInst() | StaticInst | virtual |