gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
X86ISA::GpuTLB Member List

This is the complete list of members for X86ISA::GpuTLB, including all inherited members.

_currPwrStateClockedObjectprotected
_paramsSimObjectprotected
accessCyclesX86ISA::GpuTLB
accessDistanceX86ISA::GpuTLBprotected
AccessPatternTable typedefX86ISA::GpuTLB
allocationPolicyX86ISA::GpuTLBprotected
assocX86ISA::GpuTLBprotected
avgReuseDistanceX86ISA::GpuTLB
ckptCountSerializablestatic
ckptMaxCountSerializablestatic
ckptPrevCountSerializablestatic
cleanup()X86ISA::GpuTLB
cleanupEventX86ISA::GpuTLB
cleanupQueueX86ISA::GpuTLB
clockX86ISA::GpuTLBprotected
Clocked(ClockDomain &clk_domain)Clockedinlineprotected
Clocked(Clocked &)=deleteClockedprotected
clockEdge(Cycles cycles=Cycles(0)) const Clockedinline
ClockedObject(const ClockedObjectParams *p)ClockedObject
clockPeriod() const Clockedinline
computeStats()ClockedObject
configAddressX86ISA::GpuTLBprotected
cpuSidePortX86ISA::GpuTLB
curCycle() const X86ISA::GpuTLBinline
currentSection()Serializablestatic
cyclesToTicks(Cycles c) const Clockedinline
demapPage(Addr va, uint64_t asn)X86ISA::GpuTLB
deschedule(Event &event)EventManagerinline
deschedule(Event *event)EventManagerinline
doMmuRegRead(ThreadContext *tc, Packet *pkt)X86ISA::GpuTLB
doMmuRegWrite(ThreadContext *tc, Packet *pkt)X86ISA::GpuTLB
drain() overrideSimObjectinlinevirtual
Drainable()Drainableprotected
drainResume()Drainableinlineprotectedvirtual
drainState() const Drainableinline
dumpAll()X86ISA::GpuTLB
EntryList typedefX86ISA::GpuTLBprotected
entryListX86ISA::GpuTLBprotected
EventManager(EventManager &em)EventManagerinline
EventManager(EventManager *em)EventManagerinline
EventManager(EventQueue *eq)EventManagerinline
eventqEventManagerprotected
eventQueue() const EventManagerinline
exitCallback()X86ISA::GpuTLB
exitEventX86ISA::GpuTLB
FAX86ISA::GpuTLBprotected
find(const char *name)SimObjectstatic
freeListX86ISA::GpuTLBprotected
frequency() const X86ISA::GpuTLBinline
getMasterPort(const std::string &if_name, PortID idx=InvalidPortID)X86ISA::GpuTLBvirtual
getProbeManager()SimObject
getSlavePort(const std::string &if_name, PortID idx=InvalidPortID)X86ISA::GpuTLBvirtual
getWalker()X86ISA::GpuTLB
globalNumTLBAccessesX86ISA::GpuTLB
globalNumTLBHitsX86ISA::GpuTLB
globalNumTLBMissesX86ISA::GpuTLB
globalTLBMissRateX86ISA::GpuTLB
GpuTLB(const Params *p)X86ISA::GpuTLB
handleFuncTranslationReturn(PacketPtr pkt, tlbOutcome outcome)X86ISA::GpuTLB
handleTranslationReturn(Addr addr, tlbOutcome outcome, PacketPtr pkt)X86ISA::GpuTLB
hasMemSidePortX86ISA::GpuTLBprotected
hitLatencyX86ISA::GpuTLB
init()SimObjectvirtual
initState()SimObjectvirtual
insert(Addr vpn, GpuTlbEntry &entry)X86ISA::GpuTLB
invalidateAll()X86ISA::GpuTLB
invalidateNonGlobal()X86ISA::GpuTLB
issueTLBLookup(PacketPtr pkt)X86ISA::GpuTLB
issueTranslation()X86ISA::GpuTLB
loadState(CheckpointIn &cp)SimObjectvirtual
localCyclesX86ISA::GpuTLB
localLatencyX86ISA::GpuTLB
localNumTLBAccessesX86ISA::GpuTLB
localNumTLBHitsX86ISA::GpuTLB
localNumTLBMissesX86ISA::GpuTLB
localTLBMissRateX86ISA::GpuTLB
lookup(Addr va, bool update_lru=true)X86ISA::GpuTLB
lookupIt(Addr va, bool update_lru=true)X86ISA::GpuTLBprotected
maxCoalescedReqsX86ISA::GpuTLB
memInvalidate()SimObjectinlinevirtual
MemObject(const Params *params)MemObject
memSidePortX86ISA::GpuTLB
memWriteback()SimObjectinlinevirtual
MISS_RETURN enum valueX86ISA::GpuTLB
missLatency1X86ISA::GpuTLB
missLatency2X86ISA::GpuTLB
Mode typedefX86ISA::GpuTLB
name() const SimObjectinlinevirtual
nextCycle() const Clockedinline
notifyFork()Drainableinlinevirtual
numPwrStateTransitionsClockedObjectprotected
numSetsX86ISA::GpuTLBprotected
numUniquePagesX86ISA::GpuTLB
operator=(Clocked &)=deleteClockedprotected
outstandingReqsX86ISA::GpuTLB
PAGE_WALK enum valueX86ISA::GpuTLB
pageTableCyclesX86ISA::GpuTLB
pagingProtectionChecks(ThreadContext *tc, PacketPtr pkt, GpuTlbEntry *tlb_entry, Mode mode)X86ISA::GpuTLB
params() const MemObjectinline
Params typedefX86ISA::GpuTLB
printAccessPattern()X86ISA::GpuTLB
prvEvalTickClockedObjectprotected
pwrState() const ClockedObjectinline
pwrState(Enums::PwrState)ClockedObject
pwrStateClkGateDistClockedObjectprotected
pwrStateName() const ClockedObjectinline
pwrStateResidencyTicksClockedObjectprotected
pwrStateWeights() const ClockedObject
regProbeListeners()SimObjectvirtual
regProbePoints()SimObjectvirtual
regStats()X86ISA::GpuTLBvirtual
reschedule(Event &event, Tick when, bool always=false)EventManagerinline
reschedule(Event *event, Tick when, bool always=false)EventManagerinline
resetClock() const Clockedinlineprotected
resetStats()SimObjectvirtual
schedule(Event &event, Tick when)EventManagerinline
schedule(Event *event, Tick when)EventManagerinline
Serializable()Serializable
serialize(CheckpointOut &cp) const X86ISA::GpuTLBvirtual
serializeAll(CheckpointOut &cp)SimObjectstatic
Serializable::serializeAll(const std::string &cpt_dir)Serializablestatic
serializeSection(CheckpointOut &cp, const char *name) const Serializable
serializeSection(CheckpointOut &cp, const std::string &name) const Serializableinline
setConfigAddress(uint32_t addr)X86ISA::GpuTLB
setCurTick(Tick newVal)EventManagerinline
setMaskX86ISA::GpuTLBprotected
signalDrainDone() const Drainableinlineprotected
SimObject(const Params *_params)SimObject
sizeX86ISA::GpuTLBprotected
startup()SimObjectvirtual
ticks(int numCycles) const X86ISA::GpuTLBinline
ticksToCycles(Tick t) const Clockedinline
tickToCycles(Tick val) const X86ISA::GpuTLBinline
tlbX86ISA::GpuTLBprotected
TLB_HIT enum valueX86ISA::GpuTLB
TLB_MISS enum valueX86ISA::GpuTLB
TLBFootprintX86ISA::GpuTLB
tlbLookup(RequestPtr req, ThreadContext *tc, bool update_stats)X86ISA::GpuTLB
tlbOutcome enum nameX86ISA::GpuTLB
translate(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode, bool &delayedResponse, bool timing, int &latency)X86ISA::GpuTLBprotected
translateAtomic(RequestPtr req, ThreadContext *tc, Mode mode, int &latency)X86ISA::GpuTLB
translateInt(RequestPtr req, ThreadContext *tc)X86ISA::GpuTLBprotected
translateTiming(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode, int &latency)X86ISA::GpuTLB
translationReturn(Addr virtPageAddr, tlbOutcome outcome, PacketPtr pkt)X86ISA::GpuTLB
translationReturnEventX86ISA::GpuTLB
unserialize(CheckpointIn &cp)X86ISA::GpuTLBvirtual
unserializeGlobals(CheckpointIn &cp)Serializablestatic
unserializeSection(CheckpointIn &cp, const char *name)Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)Serializableinline
updateClockPeriod() const Clockedinline
updatePageFootprint(Addr virt_page_addr)X86ISA::GpuTLB
updatePhysAddresses(Addr virt_page_addr, GpuTlbEntry *tlb_entry, Addr phys_page_addr)X86ISA::GpuTLB
voltage() const Clockedinline
wakeupEventQueue(Tick when=(Tick)-1)EventManagerinline
Walker classX86ISA::GpuTLBfriend
walkerX86ISA::GpuTLBprotected
~Clocked()Clockedinlineprotectedvirtual
~Drainable()Drainableprotectedvirtual
~GpuTLB()X86ISA::GpuTLB
~Serializable()Serializablevirtual
~SimObject()SimObjectvirtual
Generated on Fri Jun 9 2017 13:04:43 for gem5 by doxygen 1.8.6