gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
intr_control.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2002-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Nathan Binkert
29  * Ron Dreslinski
30  */
31 
32 #include "cpu/intr_control.hh"
33 
34 #include <string>
35 #include <vector>
36 
37 #include "base/trace.hh"
38 #include "cpu/base.hh"
39 #include "cpu/thread_context.hh"
40 #include "debug/IntrControl.hh"
41 #include "sim/sim_object.hh"
42 
43 using namespace std;
44 
46  : SimObject(p), sys(p->sys)
47 {}
48 
49 void
50 IntrControl::post(int cpu_id, int int_num, int index)
51 {
52  DPRINTF(IntrControl, "post %d:%d (cpu %d)\n", int_num, index, cpu_id);
54  BaseCPU *cpu = tcvec[cpu_id]->getCpuPtr();
55  cpu->postInterrupt(tcvec[cpu_id]->threadId(), int_num, index);
56 }
57 
58 void
59 IntrControl::clear(int cpu_id, int int_num, int index)
60 {
61  DPRINTF(IntrControl, "clear %d:%d (cpu %d)\n", int_num, index, cpu_id);
63  BaseCPU *cpu = tcvec[cpu_id]->getCpuPtr();
64  cpu->clearInterrupt(tcvec[cpu_id]->threadId(), int_num, index);
65 }
66 
68 IntrControlParams::create()
69 {
70  return new IntrControl(this);
71 }
#define DPRINTF(x,...)
Definition: trace.hh:212
Bitfield< 30, 0 > index
IntrControlParams Params
Definition: intr_control.hh:46
void post(int cpu_id, int int_num, int index)
Definition: intr_control.cc:50
IntrControl(const Params *p)
Definition: intr_control.cc:45
std::vector< ThreadContext * > threadContexts
Definition: system.hh:199
System * sys
Definition: intr_control.hh:45
void clear(int cpu_id, int int_num, int index)
Definition: intr_control.cc:59
Bitfield< 0 > p
Abstract superclass for simulation objects.
Definition: sim_object.hh:94

Generated on Fri Jun 9 2017 13:03:42 for gem5 by doxygen 1.8.6