gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
isa.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2009 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Gabe Black
29  */
30 
31 #ifndef __ARCH_X86_ISA_HH__
32 #define __ARCH_X86_ISA_HH__
33 
34 #include <iostream>
35 #include <string>
36 
37 #include "arch/x86/regs/float.hh"
38 #include "arch/x86/regs/misc.hh"
39 #include "arch/x86/registers.hh"
40 #include "base/types.hh"
41 #include "sim/sim_object.hh"
42 
43 class Checkpoint;
44 class EventManager;
45 class ThreadContext;
46 struct X86ISAParams;
47 
48 namespace X86ISA
49 {
50  class ISA : public SimObject
51  {
52  protected:
54  void updateHandyM5Reg(Efer efer, CR0 cr0,
55  SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags,
56  ThreadContext *tc);
57 
58  public:
59  typedef X86ISAParams Params;
60 
61  void clear();
62 
63  ISA(Params *p);
64  const Params *params() const;
65 
66  MiscReg readMiscRegNoEffect(int miscReg) const;
67  MiscReg readMiscReg(int miscReg, ThreadContext *tc);
68 
69  void setMiscRegNoEffect(int miscReg, MiscReg val);
70  void setMiscReg(int miscReg, MiscReg val, ThreadContext *tc);
71 
72  int
73  flattenIntIndex(int reg) const
74  {
75  return reg & ~IntFoldBit;
76  }
77 
78  int
80  {
81  if (reg >= NUM_FLOATREGS) {
82  reg = FLOATREG_STACK(reg - NUM_FLOATREGS,
84  }
85  return reg;
86  }
87 
88  int
89  flattenCCIndex(int reg) const
90  {
91  return reg;
92  }
93 
94  int
95  flattenMiscIndex(int reg) const
96  {
97  return reg;
98  }
99 
100  void serialize(CheckpointOut &cp) const override;
101  void unserialize(CheckpointIn &cp) override;
102 
103  void startup(ThreadContext *tc);
104 
106  using SimObject::startup;
107 
108  };
109 }
110 
111 #endif
MiscReg regVal[NUM_MISCREGS]
Definition: isa.hh:53
Bitfield< 5, 3 > reg
Definition: types.hh:89
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: isa.cc:401
void updateHandyM5Reg(Efer efer, CR0 cr0, SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags, ThreadContext *tc)
Definition: isa.cc:44
MiscReg readMiscRegNoEffect(int miscReg) const
Definition: isa.cc:128
ThreadContext is the external interface to all thread state for anything outside of the CPU...
const Params * params() const
Definition: isa.cc:122
Bitfield< 63 > val
Definition: misc.hh:770
void clear()
Definition: isa.cc:106
MiscReg readMiscReg(int miscReg, ThreadContext *tc)
Definition: isa.cc:139
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: isa.cc:407
int flattenMiscIndex(int reg) const
Definition: isa.hh:95
int flattenCCIndex(int reg) const
Definition: isa.hh:89
static FloatRegIndex FLOATREG_STACK(int index, int top)
Definition: float.hh:149
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
int flattenIntIndex(int reg) const
Definition: isa.hh:73
static const IntRegIndex IntFoldBit
Definition: int.hh:153
uint64_t MiscReg
Definition: registers.hh:94
std::ostream CheckpointOut
Definition: serialize.hh:67
void setMiscReg(int miscReg, MiscReg val, ThreadContext *tc)
Definition: isa.cc:200
int flattenFloatIndex(int reg) const
Definition: isa.hh:79
Bitfield< 0 > p
Definition: pagetable.hh:95
X86ISAParams Params
Definition: isa.hh:59
void setMiscRegNoEffect(int miscReg, MiscReg val)
Definition: isa.cc:155
ISA(Params *p)
Definition: isa.cc:115
Abstract superclass for simulation objects.
Definition: sim_object.hh:94
virtual void startup()
startup() is the final initialization call before simulation.
Definition: sim_object.cc:97

Generated on Fri Jun 9 2017 13:03:35 for gem5 by doxygen 1.8.6