31 #ifndef __ARCH_X86_ISA_HH__
32 #define __ARCH_X86_ISA_HH__
55 SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags,
MiscReg regVal[NUM_MISCREGS]
void serialize(CheckpointOut &cp) const override
Serialize an object.
void updateHandyM5Reg(Efer efer, CR0 cr0, SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags, ThreadContext *tc)
MiscReg readMiscRegNoEffect(int miscReg) const
ThreadContext is the external interface to all thread state for anything outside of the CPU...
const Params * params() const
MiscReg readMiscReg(int miscReg, ThreadContext *tc)
void unserialize(CheckpointIn &cp) override
Unserialize an object.
int flattenMiscIndex(int reg) const
int flattenCCIndex(int reg) const
static FloatRegIndex FLOATREG_STACK(int index, int top)
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
int flattenIntIndex(int reg) const
static const IntRegIndex IntFoldBit
std::ostream CheckpointOut
void setMiscReg(int miscReg, MiscReg val, ThreadContext *tc)
int flattenFloatIndex(int reg) const
void setMiscRegNoEffect(int miscReg, MiscReg val)
Abstract superclass for simulation objects.
virtual void startup()
startup() is the final initialization call before simulation.