gem5
Main Page
Related Pages
Modules
Namespaces
Classes
Files
File List
File Members
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Groups
Pages
cpu
testers
directedtest
DirectedGenerator.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
3
* Copyright (c) 2009-2010 Advanced Micro Devices, Inc.
4
* All rights reserved.
5
*
6
* Redistribution and use in source and binary forms, with or without
7
* modification, are permitted provided that the following conditions are
8
* met: redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer;
10
* redistributions in binary form must reproduce the above copyright
11
* notice, this list of conditions and the following disclaimer in the
12
* documentation and/or other materials provided with the distribution;
13
* neither the name of the copyright holders nor the names of its
14
* contributors may be used to endorse or promote products derived from
15
* this software without specific prior written permission.
16
*
17
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
*/
29
30
#include "
cpu/testers/directedtest/DirectedGenerator.hh
"
31
32
#include "
sim/system.hh
"
33
34
DirectedGenerator::DirectedGenerator
(
const
Params
*
p
)
35
:
SimObject
(p),
36
masterId(p->
system
->getMasterId(
name
()))
37
{
38
m_num_cpus
= p->num_cpus;
39
m_directed_tester
= NULL;
40
}
41
42
void
43
DirectedGenerator::setDirectedTester
(
RubyDirectedTester
* directed_tester)
44
{
45
assert(
m_directed_tester
== NULL);
46
m_directed_tester
= directed_tester;
47
}
DirectedGenerator::DirectedGenerator
DirectedGenerator(const Params *p)
Definition:
DirectedGenerator.cc:34
name
const std::string & name()
Definition:
trace.cc:49
DirectedGenerator::setDirectedTester
void setDirectedTester(RubyDirectedTester *directed_tester)
Definition:
DirectedGenerator.cc:43
ArmISA::system
system
Definition:
isa.cc:226
DirectedGenerator::Params
DirectedGeneratorParams Params
Definition:
DirectedGenerator.hh:40
DirectedGenerator.hh
DirectedGenerator::m_directed_tester
RubyDirectedTester * m_directed_tester
Definition:
DirectedGenerator.hh:53
system.hh
DirectedGenerator::m_num_cpus
int m_num_cpus
Definition:
DirectedGenerator.hh:51
RubyDirectedTester
Definition:
RubyDirectedTester.hh:46
MipsISA::p
Bitfield< 0 > p
Definition:
pra_constants.hh:325
SimObject
Abstract superclass for simulation objects.
Definition:
sim_object.hh:94
Generated on Fri Jun 9 2017 13:03:44 for gem5 by
doxygen
1.8.6