30 #ifndef __CPU_DIRECTEDTEST_RUBYDIRECTEDTESTER_HH__
31 #define __CPU_DIRECTEDTEST_RUBYDIRECTEDTESTER_HH__
42 #include "params/RubyDirectedTester.hh"
63 {
panic(
"%s does not expect a retry\n",
name()); }
66 typedef RubyDirectedTesterParams
Params;
85 void print(std::ostream& out)
const;
98 virtual const char *
description()
const {
return "Directed tick"; }
118 #endif // __CPU_DIRECTEDTEST_RUBYDIRECTEDTESTER_HH__
A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...
RubyDirectedTester * tester
virtual void recvReqRetry()
Called by the slave port if sendTimingReq was called on this master port (causing recvTimingReq to be...
const PortID InvalidPortID
MasterPort * getCpuPort(int idx)
virtual void init()
init() is called after all C++ SimObjects have been created and all ports are connected.
RubyDirectedTester * tester
static const Priority CPU_Tick_Pri
CPU ticks must come after other associated CPU events (such as writebacks).
const std::string name() const
Return port name (for DPRINTF).
void printConfig(std::ostream &out) const
CpuPort(const std::string &_name, RubyDirectedTester *_tester, PortID _id)
uint64_t m_requests_completed
virtual const char * description() const
Return a C string describing the event.
void incrementCycleCompletions()
void printStats(std::ostream &out) const
virtual BaseMasterPort & getMasterPort(const std::string &if_name, PortID idx=InvalidPortID)
Get a master port with a given name and index.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
std::vector< MasterPort * > ports
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
RubyDirectedTesterParams Params
Declaration of the Packet class.
DirectedStartEvent directedStartEvent
The MemObject class extends the ClockedObject with accessor functions to get its master and slave por...
A BaseMasterPort is a protocol-agnostic master port, responsible only for the structural connection t...
virtual bool recvTimingResp(PacketPtr pkt)
Receive a timing response from the slave port.
RubyDirectedTester & operator=(const RubyDirectedTester &obj)
void print(std::ostream &out) const
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
DirectedGenerator * generator
RubyDirectedTester(const Params *p)
uint64_t m_requests_to_complete
DirectedStartEvent(RubyDirectedTester *_tester)
void hitCallback(NodeID proc, Addr addr)