gem5
Main Page
Related Pages
Modules
Namespaces
Classes
Files
File List
File Members
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Groups
Pages
arch
arm
vtophys.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2002-2005 The Regents of The University of Michigan
3
* Copyright (c) 2007-2008 The Florida State University
4
* All rights reserved.
5
*
6
* Redistribution and use in source and binary forms, with or without
7
* modification, are permitted provided that the following conditions are
8
* met: redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer;
10
* redistributions in binary form must reproduce the above copyright
11
* notice, this list of conditions and the following disclaimer in the
12
* documentation and/or other materials provided with the distribution;
13
* neither the name of the copyright holders nor the names of its
14
* contributors may be used to endorse or promote products derived from
15
* this software without specific prior written permission.
16
*
17
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
*
29
* Authors: Ali Saidi
30
* Nathan Binkert
31
* Stephen Hines
32
*/
33
34
#ifndef __ARCH_ARM_VTOPHYS_H__
35
#define __ARCH_ARM_VTOPHYS_H__
36
37
#include "
arch/arm/isa_traits.hh
"
38
#include "
arch/arm/utility.hh
"
39
40
class
ThreadContext
;
41
42
namespace
ArmISA {
43
inline
Addr
PteAddr
(
Addr
a
) {
return
(a &
PteMask
) <<
PteShift
; }
44
45
Addr
vtophys
(
Addr
vaddr
);
46
Addr
vtophys
(
ThreadContext
*tc,
Addr
vaddr
);
47
bool
virtvalid
(
ThreadContext
*tc,
Addr
vaddr
);
48
}
49
50
#endif // __ARCH_ARM_VTOPHYS_H__
51
ArmISA::a
Bitfield< 8 > a
Definition:
miscregs.hh:1377
ArmISA::virtvalid
bool virtvalid(ThreadContext *tc, Addr vaddr)
Definition:
vtophys.cc:108
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU...
Definition:
thread_context.hh:93
ArmISA::PteShift
const Addr PteShift
Definition:
isa_traits.hh:74
utility.hh
ArmISA::PteMask
const Addr PteMask
Definition:
isa_traits.hh:77
ArmISA::vtophys
Addr vtophys(Addr vaddr)
Definition:
vtophys.cc:62
MipsISA::vaddr
vaddr
Definition:
pra_constants.hh:277
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition:
types.hh:142
ArmISA::PteAddr
Addr PteAddr(Addr a)
Definition:
vtophys.hh:43
isa_traits.hh
Generated on Fri Jun 9 2017 13:03:37 for gem5 by
doxygen
1.8.6