gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
condition_register_state.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its contributors
18  * may be used to endorse or promote products derived from this software
19  * without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  *
33  * Author: John Kalamatianos
34  */
35 
37 
40 #include "gpu-compute/shader.hh"
41 #include "gpu-compute/wavefront.hh"
42 
44 {
45  computeUnit = nullptr;
46  c_reg.clear();
47  busy.clear();
48 }
49 
50 void
52 {
53  computeUnit = _computeUnit;
54  _name = computeUnit->name() + ".CondRegState";
55 }
56 
57 void
59 {
60  c_reg.resize(_size);
61  busy.resize(_size, 0);
62 }
63 
64 void
66 {
67  // iterate over all operands
68  for (auto i = 0; i < ii->getNumOperands(); ++i) {
69  // is this a condition register destination operand?
70  if (ii->isCondRegister(i) && ii->isDstOperand(i)) {
71  // mark the register as busy
72  markReg(ii->getRegisterIndex(i, ii), 1);
73  uint32_t pipeLen = w->computeUnit->spBypassLength();
74 
75  // schedule an event for marking the register as ready
76  w->computeUnit->
77  registerEvent(w->simdId, ii->getRegisterIndex(i, ii),
78  ii->getOperandSize(i),
80  w->computeUnit->shader->ticks(pipeLen), 0);
81  }
82  }
83 }
Tick ticks(int numCycles) const
Definition: shader.hh:91
Bitfield< 7 > i
Definition: miscregs.hh:1378
void setParent(ComputeUnit *_computeUnit)
std::vector< VectorMask > c_reg
int simdId
Definition: wavefront.hh:165
int spBypassLength()
std::shared_ptr< GPUDynInst > GPUDynInstPtr
Definition: misc.hh:48
std::vector< uint8_t > busy
void exec(GPUDynInstPtr ii, Wavefront *w)
ComputeUnit * computeUnit
Definition: wavefront.hh:167
Bitfield< 0 > w
Shader * shader
virtual const std::string name() const
Definition: sim_object.hh:117
uint64_t tick_cnt
Definition: shader.hh:161
void markReg(int regIdx, uint8_t value)

Generated on Fri Jun 9 2017 13:03:47 for gem5 by doxygen 1.8.6