gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
intmessage.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2008 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Gabe Black
29  */
30 
31 #ifndef __ARCH_X86_INTMESSAGE_HH__
32 #define __ARCH_X86_INTMESSAGE_HH__
33 
34 #include "arch/x86/x86_traits.hh"
35 #include "base/bitunion.hh"
36 #include "base/types.hh"
37 #include "mem/packet.hh"
38 #include "mem/packet_access.hh"
39 #include "mem/request.hh"
40 
41 namespace X86ISA
42 {
43  BitUnion32(TriggerIntMessage)
44  Bitfield<7, 0> destination;
45  Bitfield<15, 8> vector;
46  Bitfield<18, 16> deliveryMode;
47  Bitfield<19> destMode;
48  Bitfield<20> level;
49  Bitfield<21> trigger;
50  EndBitUnion(TriggerIntMessage)
51 
52  namespace DeliveryMode
53  {
54  enum IntDeliveryMode {
55  Fixed = 0,
56  LowestPriority = 1,
57  SMI = 2,
58  NMI = 4,
59  INIT = 5,
60  SIPI = 6,
61  ExtInt = 7,
62  NumModes
63  };
64 
65  static const char * const names[NumModes] = {
66  "Fixed", "LowestPriority", "SMI", "Reserved",
67  "NMI", "INIT", "Startup", "ExtInt"
68  };
69 
70  static inline bool
71  isReserved(int mode)
72  {
73  return mode == 3;
74  }
75  }
76 
77  static const Addr TriggerIntOffset = 0;
78 
79  static inline PacketPtr
80  prepIntRequest(const uint8_t id, Addr offset, Addr size)
81  {
82  RequestPtr req = new Request(x86InterruptAddress(id, offset),
85  PacketPtr pkt = new Packet(req, MemCmd::MessageReq);
86  pkt->allocate();
87  return pkt;
88  }
89 
90  template<class T>
91  PacketPtr
92  buildIntRequest(const uint8_t id, T payload, Addr offset, Addr size)
93  {
94  PacketPtr pkt = prepIntRequest(id, offset, size);
95  pkt->set<T>(payload);
96  return pkt;
97  }
98 
99  static inline PacketPtr
100  buildIntRequest(const uint8_t id, TriggerIntMessage payload)
101  {
102  return buildIntRequest(id, payload, TriggerIntOffset,
103  sizeof(TriggerIntMessage));
104  }
105 
106  static inline PacketPtr
108  {
109  panic("buildIntResponse not implemented.\n");
110  }
111 }
112 
113 #endif
offset
Definition: misc.hh:977
void set(T v, ByteOrder endian)
Set the value in the data pointer to v using the specified endianness.
#define panic(...)
Definition: misc.hh:153
EndBitUnion(TriggerIntMessage) namespace DeliveryMode
Definition: intmessage.hh:50
Declaration of a request, the overall memory request consisting of the parts of the request that are ...
static const Addr TriggerIntOffset
Definition: intmessage.hh:77
Bitfield< 4, 0 > mode
Definition: miscregs.hh:1385
static PacketPtr buildIntResponse()
Definition: intmessage.hh:107
Bitfield< 19 > destMode
Definition: intmessage.hh:47
static Addr x86InterruptAddress(const uint8_t id, const uint16_t addr)
Definition: x86_traits.hh:100
The request is to an uncacheable address.
Definition: request.hh:114
static PacketPtr prepIntRequest(const uint8_t id, Addr offset, Addr size)
Definition: intmessage.hh:80
BitUnion32(TriggerIntMessage) Bitfield<7
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:245
Bitfield< 15, 8 > vector
Definition: intmessage.hh:45
Bitfield< 20 > level
Definition: intmessage.hh:48
int size()
Definition: pagetable.hh:146
Declaration of the Packet class.
Bitfield< 18, 16 > deliveryMode
Definition: intmessage.hh:46
Bitfield< 21 > trigger
Definition: intmessage.hh:49
PacketPtr buildIntRequest(const uint8_t id, T payload, Addr offset, Addr size)
Definition: intmessage.hh:92
void allocate()
Allocate memory for the packet.
Definition: packet.hh:1082
This master id is used for message signaled interrupts.
Definition: request.hh:203
ProbePointArg< PacketInfo > Packet
Packet probe point.
Definition: mem.hh:102

Generated on Fri Jun 9 2017 13:03:40 for gem5 by doxygen 1.8.6