gem5
Main Page
Related Pages
Modules
Namespaces
Classes
Files
File List
File Members
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Groups
Pages
arch
power
utility.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2003-2005 The Regents of The University of Michigan
3
* Copyright (c) 2007-2008 The Florida State University
4
* Copyright (c) 2009 The University of Edinburgh
5
* All rights reserved.
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are
9
* met: redistributions of source code must retain the above copyright
10
* notice, this list of conditions and the following disclaimer;
11
* redistributions in binary form must reproduce the above copyright
12
* notice, this list of conditions and the following disclaimer in the
13
* documentation and/or other materials provided with the distribution;
14
* neither the name of the copyright holders nor the names of its
15
* contributors may be used to endorse or promote products derived from
16
* this software without specific prior written permission.
17
*
18
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
19
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
20
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
21
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
22
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
23
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
24
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
25
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
26
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
28
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29
*
30
* Authors: Korey Sewell
31
* Stephen Hines
32
* Timothy M. Jones
33
*/
34
35
#ifndef __ARCH_POWER_UTILITY_HH__
36
#define __ARCH_POWER_UTILITY_HH__
37
38
#include "
base/types.hh
"
39
#include "
cpu/static_inst.hh
"
40
#include "
cpu/thread_context.hh
"
41
42
namespace
PowerISA {
43
44
inline
PCState
45
buildRetPC
(
const
PCState
&curPC,
const
PCState
&callPC)
46
{
47
PCState
retPC = callPC;
48
retPC.advance();
49
return
retPC;
50
}
51
56
template
<
class
TC>
57
void
zeroRegisters
(TC *tc);
58
59
inline
void
60
startupCPU
(
ThreadContext
*tc,
int
cpuId)
61
{
62
tc->
activate
();
63
}
64
65
void
66
copyRegs
(
ThreadContext
*src,
ThreadContext
*dest);
67
68
static
inline
void
69
copyMiscRegs
(
ThreadContext
*src,
ThreadContext
*dest)
70
{
71
}
72
73
void
skipFunction
(
ThreadContext
*tc);
74
75
inline
void
76
advancePC
(
PCState
&
pc
,
const
StaticInstPtr
&inst)
77
{
78
pc.advance();
79
}
80
81
uint64_t
getArgument
(
ThreadContext
*tc,
int
&number, uint16_t
size
,
bool
fp
);
82
83
static
inline
bool
84
inUserMode
(
ThreadContext
*tc)
85
{
86
return
0;
87
}
88
89
inline
uint64_t
90
getExecutingAsid
(
ThreadContext
*tc)
91
{
92
return
0;
93
}
94
95
void
initCPU
(
ThreadContext
*,
int
cpuId);
96
97
}
// namespace PowerISA
98
99
100
#endif // __ARCH_POWER_UTILITY_HH__
PowerISA::inUserMode
static bool inUserMode(ThreadContext *tc)
Definition:
utility.hh:84
MipsISA::fp
Bitfield< 0 > fp
Definition:
pra_constants.hh:246
thread_context.hh
RefCountingPtr< StaticInst >
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU...
Definition:
thread_context.hh:93
PowerISA::getArgument
uint64_t getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp)
Definition:
utility.cc:63
PowerISA::zeroRegisters
void zeroRegisters(TC *tc)
Function to ensure ISA semantics about 0 registers.
static_inst.hh
PowerISA::skipFunction
void skipFunction(ThreadContext *tc)
Definition:
utility.cc:70
PowerISA::startupCPU
void startupCPU(ThreadContext *tc, int cpuId)
Definition:
utility.hh:60
ThreadContext::activate
virtual void activate()=0
Set the status to Active.
types.hh
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
PowerISA::initCPU
void initCPU(ThreadContext *tc, int cpuId)
Definition:
utility.cc:76
X86ISA::size
int size()
Definition:
pagetable.hh:146
AlphaISA::PCState
GenericISA::SimplePCState< MachInst > PCState
Definition:
types.hh:43
PowerISA::advancePC
void advancePC(PCState &pc, const StaticInstPtr &inst)
Definition:
utility.hh:76
pc
IntReg pc
Definition:
remote_gdb.hh:91
PowerISA::copyRegs
void copyRegs(ThreadContext *src, ThreadContext *dest)
Definition:
utility.cc:42
PowerISA::getExecutingAsid
uint64_t getExecutingAsid(ThreadContext *tc)
Definition:
utility.hh:90
PowerISA::copyMiscRegs
static void copyMiscRegs(ThreadContext *src, ThreadContext *dest)
Definition:
utility.hh:69
PowerISA::buildRetPC
PCState buildRetPC(const PCState &curPC, const PCState &callPC)
Definition:
utility.hh:45
Generated on Fri Jun 9 2017 13:03:37 for gem5 by
doxygen
1.8.6