gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
SeriesRequestGenerator.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
3  * Copyright (c) 2009-2010 Advanced Micro Devices, Inc.
4  * All rights reserved.
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions are
8  * met: redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer;
10  * redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution;
13  * neither the name of the copyright holders nor the names of its
14  * contributors may be used to endorse or promote products derived from
15  * this software without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28  */
29 
31 
32 #include "base/random.hh"
33 #include "base/trace.hh"
36 #include "debug/DirectedTest.hh"
37 
39  : DirectedGenerator(p),
40  m_addr_increment_size(p->addr_increment_size),
41  m_percent_writes(p->percent_writes)
42 {
43  m_status = SeriesRequestGeneratorStatus_Thinking;
44  m_active_node = 0;
45  m_address = 0x0;
46 }
47 
49 {
50 }
51 
52 bool
54 {
55  DPRINTF(DirectedTest, "initiating request\n");
56  assert(m_status == SeriesRequestGeneratorStatus_Thinking);
57 
59 
60  Request::Flags flags;
61 
62  // For simplicity, requests are assumed to be 1 byte-sized
63  Request *req = new Request(m_address, 1, flags, masterId);
64 
65  Packet::Command cmd;
66  bool do_write = (random_mt.random(0, 100) < m_percent_writes);
67  if (do_write) {
68  cmd = MemCmd::WriteReq;
69  } else {
70  cmd = MemCmd::ReadReq;
71  }
72 
73  PacketPtr pkt = new Packet(req, cmd);
74  pkt->allocate();
75 
76  if (port->sendTimingReq(pkt)) {
77  DPRINTF(DirectedTest, "initiating request - successful\n");
78  m_status = SeriesRequestGeneratorStatus_Request_Pending;
79  return true;
80  } else {
81  // If the packet did not issue, must delete
82  // Note: No need to delete the data, the packet destructor
83  // will delete it
84  delete pkt->req;
85  delete pkt;
86 
87  DPRINTF(DirectedTest, "failed to initiate request - sequencer not ready\n");
88  return false;
89  }
90 }
91 
92 void
94 {
95  assert(m_active_node == proc);
96  assert(m_address == address);
97  assert(m_status == SeriesRequestGeneratorStatus_Request_Pending);
98 
99  m_status = SeriesRequestGeneratorStatus_Thinking;
100  m_active_node++;
101  if (m_active_node == m_num_cpus) {
102  //
103  // Cycle of requests completed, increment cycle completions and restart
104  // at cpu zero
105  //
108  m_active_node = 0;
109  }
110 }
111 
113 SeriesRequestGeneratorParams::create()
114 {
115  return new SeriesRequestGenerator(this);
116 }
A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...
Definition: port.hh:167
#define DPRINTF(x,...)
Definition: trace.hh:212
SeriesRequestGeneratorStatus m_status
MasterPort * getCpuPort(int idx)
SeriesRequestGenerator(const Params *p)
bool sendTimingReq(PacketPtr pkt)
Attempt to send a timing request to the slave port by calling its corresponding receive function...
Definition: port.cc:180
std::enable_if< std::is_integral< T >::value, T >::type random()
Use the SFINAE idiom to choose an implementation based on whether the type is integral or floating po...
Definition: random.hh:83
DirectedGeneratorParams Params
const RequestPtr req
A pointer to the original request.
Definition: packet.hh:304
void performCallback(uint32_t proc, Addr address)
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:245
RubyDirectedTester * m_directed_tester
Random random_mt
Definition: random.cc:100
Command
List of all commands associated with a packet.
Definition: packet.hh:81
Bitfield< 0 > p
void allocate()
Allocate memory for the packet.
Definition: packet.hh:1082
ProbePointArg< PacketInfo > Packet
Packet probe point.
Definition: mem.hh:102

Generated on Fri Jun 9 2017 13:03:44 for gem5 by doxygen 1.8.6