|
| | FpOp (ExtMachInst _machInst, const char *mnem, const char *_instMnem, uint64_t setFlags, InstRegIndex _src1, InstRegIndex _src2, InstRegIndex _dest, uint8_t _dataSize, int8_t _spm, OpClass __opClass) |
| |
| std::string | generateDisassembly (Addr pc, const SymbolTable *symtab) const |
| | Internal function to generate disassembly string. More...
|
| |
| | X86MicroopBase (ExtMachInst _machInst, const char *mnem, const char *_instMnem, uint64_t setFlags, OpClass __opClass) |
| |
| std::string | generateDisassembly (Addr pc, const SymbolTable *symtab) const |
| | Internal function to generate disassembly string. More...
|
| |
| bool | checkCondition (uint64_t flags, int condition) const |
| |
| void | advancePC (PCState &pcState) const |
| |
| | X86StaticInst (const char *mnem, ExtMachInst _machInst, OpClass __opClass) |
| |
| std::string | generateDisassembly (Addr pc, const SymbolTable *symtab) const |
| | Internal function to generate disassembly string. More...
|
| |
| void | printMnemonic (std::ostream &os, const char *mnemonic) const |
| |
| void | printMnemonic (std::ostream &os, const char *instMnemonic, const char *mnemonic) const |
| |
| void | printSegment (std::ostream &os, int segment) const |
| |
| void | printReg (std::ostream &os, int reg, int size) const |
| |
| void | printSrcReg (std::ostream &os, int reg, int size) const |
| |
| void | printDestReg (std::ostream &os, int reg, int size) const |
| |
| void | printMem (std::ostream &os, uint8_t segment, uint8_t scale, RegIndex index, RegIndex base, uint64_t disp, uint8_t addressSize, bool rip) const |
| |
| uint64_t | merge (uint64_t into, uint64_t val, int size) const |
| |
| uint64_t | pick (uint64_t from, int idx, int size) const |
| |
| int64_t | signedPick (uint64_t from, int idx, int size) const |
| |
| void | advancePC (PCState &pcState) const |
| |
| | StaticInst (const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass) |
| | Constructor. More...
|
| |
|
| enum | { MaxInstSrcRegs = TheISA::MaxInstSrcRegs,
MaxInstDestRegs = TheISA::MaxInstDestRegs
} |
| |
| typedef TheISA::ExtMachInst | ExtMachInst |
| | Binary extended machine instruction type. More...
|
| |
| typedef TheISA::RegIndex | RegIndex |
| | Logical register index type. More...
|
| |
| int8_t | numCCDestRegs () const |
| | Number of coprocesor destination regs. More...
|
| |
| void | setFirstMicroop () |
| |
| void | setLastMicroop () |
| |
| void | setDelayedCommit () |
| |
| void | setFlag (Flags f) |
| |
| OpClass | opClass () const |
| | Operation class. Used to select appropriate function unit in issue. More...
|
| |
| RegIndex | destRegIdx (int i) const |
| | Return logical index (architectural reg num) of i'th destination reg. More...
|
| |
| RegIndex | srcRegIdx (int i) const |
| | Return logical index (architectural reg num) of i'th source reg. More...
|
| |
| virtual const StaticInstPtr & | eaCompInst () const |
| | Memory references only: returns "fake" instruction representing the effective address part of the memory operation. More...
|
| |
| virtual const StaticInstPtr & | memAccInst () const |
| | Memory references only: returns "fake" instruction representing the memory access part of the memory operation. More...
|
| |
| virtual | ~StaticInst () |
| |
| virtual Fault | execute (ExecContext *xc, Trace::InstRecord *traceData) const =0 |
| |
| virtual Fault | eaComp (ExecContext *xc, Trace::InstRecord *traceData) const |
| |
| virtual Fault | initiateAcc (ExecContext *xc, Trace::InstRecord *traceData) const |
| |
| virtual Fault | completeAcc (Packet *pkt, ExecContext *xc, Trace::InstRecord *traceData) const |
| |
| virtual void | advancePC (TheISA::PCState &pcState) const =0 |
| |
| virtual StaticInstPtr | fetchMicroop (MicroPC upc) const |
| | Return the microop that goes with a particular micropc. More...
|
| |
| virtual TheISA::PCState | branchTarget (const TheISA::PCState &pc) const |
| | Return the target address for a PC-relative branch. More...
|
| |
| virtual TheISA::PCState | branchTarget (ThreadContext *tc) const |
| | Return the target address for an indirect branch (jump). More...
|
| |
| bool | hasBranchTarget (const TheISA::PCState &pc, ThreadContext *tc, TheISA::PCState &tgt) const |
| | Return true if the instruction is a control transfer, and if so, return the target address as well. More...
|
| |
| virtual const std::string & | disassemble (Addr pc, const SymbolTable *symtab=0) const |
| | Return string representation of disassembled instruction. More...
|
| |
| void | printFlags (std::ostream &outs, const std::string &separator) const |
| | Print a separator separated list of this instruction's set flag names on the given stream. More...
|
| |
| std::string | getName () |
| | Return name of machine instruction. More...
|
| |
| int8_t | numSrcRegs () const |
| | Number of source registers. More...
|
| |
| int8_t | numDestRegs () const |
| | Number of destination registers. More...
|
| |
| int8_t | numFPDestRegs () const |
| | Number of floating-point destination regs. More...
|
| |
| int8_t | numIntDestRegs () const |
| | Number of integer destination regs. More...
|
| |
| bool | isNop () const |
| |
| bool | isMemRef () const |
| |
| bool | isLoad () const |
| |
| bool | isStore () const |
| |
| bool | isStoreConditional () const |
| |
| bool | isInstPrefetch () const |
| |
| bool | isDataPrefetch () const |
| |
| bool | isPrefetch () const |
| |
| bool | isInteger () const |
| |
| bool | isFloating () const |
| |
| bool | isCC () const |
| |
| bool | isControl () const |
| |
| bool | isCall () const |
| |
| bool | isReturn () const |
| |
| bool | isDirectCtrl () const |
| |
| bool | isIndirectCtrl () const |
| |
| bool | isCondCtrl () const |
| |
| bool | isUncondCtrl () const |
| |
| bool | isCondDelaySlot () const |
| |
| bool | isThreadSync () const |
| |
| bool | isSerializing () const |
| |
| bool | isSerializeBefore () const |
| |
| bool | isSerializeAfter () const |
| |
| bool | isSquashAfter () const |
| |
| bool | isMemBarrier () const |
| |
| bool | isWriteBarrier () const |
| |
| bool | isNonSpeculative () const |
| |
| bool | isQuiesce () const |
| |
| bool | isIprAccess () const |
| |
| bool | isUnverifiable () const |
| |
| bool | isSyscall () const |
| |
| bool | isMacroop () const |
| |
| bool | isMicroop () const |
| |
| bool | isDelayedCommit () const |
| |
| bool | isLastMicroop () const |
| |
| bool | isFirstMicroop () const |
| |
| bool | isMicroBranch () const |
| |
| | RefCounted () |
| | We initialize the reference count to zero and the first object to take ownership of it must increment it to one. More...
|
| |
| virtual | ~RefCounted () |
| | We make the destructor virtual because we're likely to have virtual functions on reference counted objects. More...
|
| |
| void | incref () |
| | Increment the reference count. More...
|
| |
| void | decref () |
| | Decrement the reference count and destroy the object if all references are gone. More...
|
| |
| const ExtMachInst | machInst |
| | The binary machine instruction. More...
|
| |
| static StaticInstPtr | nullStaticInstPtr |
| | Pointer to a statically allocated "null" instruction object. More...
|
| |
Base classes for FpOps which provides a generateDisassembly method.
Definition at line 51 of file microfpop.hh.