gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
mmapped_ipr.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2007-2008 The Hewlett-Packard Development Company
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  *
37  * Authors: Gabe Black
38  */
39 
40 #ifndef __ARCH_X86_MMAPPEDIPR_HH__
41 #define __ARCH_X86_MMAPPEDIPR_HH__
42 
50 #include "arch/x86/regs/misc.hh"
51 #include "cpu/base.hh"
52 #include "cpu/thread_context.hh"
53 #include "mem/packet.hh"
54 
55 namespace X86ISA
56 {
57  inline Cycles
59  {
61  return GenericISA::handleGenericIprRead(xc, pkt);
62  } else {
63  Addr offset = pkt->getAddr() & mask(3);
65  pkt->getAddr() / sizeof(MiscReg));
66  MiscReg data = htog(xc->readMiscReg(index));
67  // Make sure we don't trot off the end of data.
68  assert(offset + pkt->getSize() <= sizeof(MiscReg));
69  pkt->setData(((uint8_t *)&data) + offset);
70  return Cycles(1);
71  }
72  }
73 
74  inline Cycles
76  {
78  return GenericISA::handleGenericIprWrite(xc, pkt);
79  } else {
80  Addr offset = pkt->getAddr() & mask(3);
82  pkt->getAddr() / sizeof(MiscReg));
83  MiscReg data;
84  data = htog(xc->readMiscRegNoEffect(index));
85  // Make sure we don't trot off the end of data.
86  assert(offset + pkt->getSize() <= sizeof(MiscReg));
87  pkt->writeData(((uint8_t *)&data) + offset);
88  xc->setMiscReg(index, gtoh(data));
89  return Cycles(1);
90  }
91  }
92 }
93 
94 #endif // __ARCH_X86_MMAPPEDIPR_HH__
offset
Definition: misc.hh:977
T htog(T value)
Definition: byteswap.hh:177
Cycles is a wrapper class for representing cycle counts, i.e.
Definition: types.hh:83
Bitfield< 5, 3 > index
Definition: types.hh:95
virtual MiscReg readMiscRegNoEffect(int misc_reg) const =0
virtual void setMiscReg(int misc_reg, const MiscReg &val)=0
Cycles handleGenericIprWrite(ThreadContext *xc, Packet *pkt)
Handle generic IPR writes.
Definition: mmapped_ipr.cc:71
ThreadContext is the external interface to all thread state for anything outside of the CPU...
void writeData(uint8_t *p) const
Copy data from the packet to the provided block pointer, which is aligned to the given block size...
Definition: packet.hh:1052
T gtoh(T value)
Definition: byteswap.hh:179
MiscRegIndex
Definition: misc.hh:101
const char data[]
Definition: circlebuf.cc:43
Cycles handleIprWrite(ThreadContext *xc, Packet *pkt)
Definition: mmapped_ipr.hh:75
void setData(const uint8_t *p)
Copy data into the packet from the provided pointer.
Definition: packet.hh:1024
mask
Definition: misc.hh:797
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:245
virtual MiscReg readMiscReg(int misc_reg)=0
Cycles handleIprRead(ThreadContext *xc, Packet *pkt)
Definition: mmapped_ipr.hh:58
Declaration of the Packet class.
uint64_t MiscReg
Definition: registers.hh:94
ISA-generic helper functions for memory mapped IPR accesses.
Cycles handleGenericIprRead(ThreadContext *xc, Packet *pkt)
Handle generic IPR reads.
Definition: mmapped_ipr.cc:54
unsigned getSize() const
Definition: packet.hh:649
bool isGenericIprAccess(const Packet *pkt)
Check if this is an platform independent IPR access.
Definition: mmapped_ipr.hh:103
Addr getAddr() const
Definition: packet.hh:639

Generated on Fri Jun 9 2017 13:03:36 for gem5 by doxygen 1.8.6