40 #ifndef __ARCH_X86_TLB_HH__
41 #define __ARCH_X86_TLB_HH__
50 #include "params/X86TLB.hh"
107 bool &delayedResponse,
bool timing);
121 Translation *translation,
Mode mode);
163 #endif // __ARCH_X86_TLB_HH__
void unserialize(CheckpointIn &cp) override
Unserialize an object.
void setConfigAddress(uint32_t addr)
std::vector< TlbEntry > tlb
Declaration of a request, the overall memory request consisting of the parts of the request that are ...
ThreadContext is the external interface to all thread state for anything outside of the CPU...
BaseMasterPort * getMasterPort() override
Get the table walker master port.
TlbEntry * insert(Addr vpn, TlbEntry &entry)
TlbEntry(Addr asn, Addr _vaddr, Addr _paddr, bool uncacheable, bool read_only)
Fault translate(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode, bool &delayedResponse, bool timing)
Fault translateInt(RequestPtr req, ThreadContext *tc)
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
EntryList::iterator lookupIt(Addr va, bool update_lru=true)
void flushAll() override
Remove all entries from the TLB.
TlbEntry * lookup(Addr va, bool update_lru=true)
void translateTiming(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode)
Fault translateFunctional(RequestPtr req, ThreadContext *tc, Mode mode)
Stub function for compilation support of CheckerCPU.
std::ostream CheckpointOut
void serialize(CheckpointOut &cp) const override
Serialize an object.
void demapPage(Addr va, uint64_t asn) override
A BaseMasterPort is a protocol-agnostic master port, responsible only for the structural connection t...
void takeOverFrom(BaseTLB *otlb) override
Take over from an old tlb context.
std::list< TlbEntry * > EntryList
Fault translateAtomic(RequestPtr req, ThreadContext *tc, Mode mode)
std::shared_ptr< FaultBase > Fault
Fault finalizePhysical(RequestPtr req, ThreadContext *tc, Mode mode) const
Do post-translation physical address finalization.